Method for tuning a VCO using a phase lock loop

Details Method for tuning a VCO using a phase lock loop Method for tuning a VCO using a phase lock loop

2001-08-13

2003-04-08

Wells, Kenneth B. (Department: 2816)

Oscillators

Automatic frequency stabilization using a phase or frequency...

Tuning compensation

C331S017000

Reexamination Certificate

active

06545547

ABSTRACT:

TECHNICAL FIELD
This invention relates in general to the field of electronics and more specifically to phase lock loops.
BACKGROUND
In emerging wireless communication systems such as third generation wideband code division multiple access (WCDMA), General Packet Radio Services (GPRS)/Global System of Mobile communications (GSM), etc. the requirements for small channel spacing and fast lock times makes designing a phase lock loop (PLL) design more and more difficult. In a conventional PLL, fast lock times and small channel spacing is usually achieved by using a fractional N PLL, which enables a higher reference compare frequency, and wider loop filter bandwidth. A fractional N PLL implementation however has some limitations as it introduces fractional spurs that will put a limit on how wide the loop filter can be, and therefore will also limit the overall lock time.
In these new wireless applications, a PLL may also need high gain to compensate for temperature drift which will degrade and impact the phase noise and spurious levels of the overall design. Given the above problems, there exists a need in the art for a low spurious PLL that can achieve very fast lock times. It would also be beneficial to provide a PLL that requires no charge pumps and generates no fractional spurs.


REFERENCES:
patent: 4272729 (1981-06-01), Riley, Jr.
patent: 4703520 (1987-10-01), Rozanski, Jr. et al.
patent: 5262957 (1993-11-01), Hearn
patent: 5355098 (1994-10-01), Iwasaki
patent: 5831482 (1998-11-01), Salvi et al.
patent: 5978425 (1999-11-01), Takla
patent: 6064947 (2000-05-01), Sun et al.
patent: 6097244 (2000-08-01), Chen
patent: 6172579 (2001-01-01), Dacus et al.
patent: 6242956 (2001-06-01), McCollough et al.
patent: 2002/0036545 (2002-03-01), Eridi et al.
patent: 1 189 351 (2002-03-01), None
patent: WO 9904495 (1999-01-01), None
Zuta, Marc, “A New PLL with Fast Settling Time and Low Phase Noise,” Microwave Journal, Jun. 1998, pp. 94, 96, 98, 100, 102, 104, 106, 108.
Heinen, Dr. Stefan, “Mobility by Innovation,” pp. 40-41, International Microwave Symposium, Apr. 2000, Boston, MA.

Affiliated with

Also associated with

Rating

Method for tuning a VCO using a phase lock loop does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method for tuning a VCO using a phase lock loop, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for tuning a VCO using a phase lock loop will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3065532