Method for tuning a digital compensation filter within a...

Telecommunications – Transmitter – Measuring – testing – or monitoring of transmitter

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C455S112000, C455S110000, C455S260000, C455S113000, C332S100000, C332S103000, C331S016000

Reexamination Certificate

active

08081936

ABSTRACT:
A method for tuning a digital compensation filter within a transmitter includes: obtaining at least one loop gain calibration result by performing loop gain calibration based upon signals of at least a portion of the transmitter, and obtaining at least one resistance-capacitance (RC) detection result by performing RC detection on the portion of the transmitter without individually measuring resistance values of resistors therein and capacitance values of capacitors therein, wherein the RC detection result corresponds to a detected value representing a product of a resistance value and a capacitance value, and the digital compensation filter includes a gain compensation module and an RC compensation module; and tuning the digital compensation filter by respectively inputting the loop gain calibration result and the RC detection result into the gain compensation module and the RC compensation module. An associated digital compensation filter and an associated calibration circuit are also provided.

REFERENCES:
patent: 5914633 (1999-06-01), Comino
patent: 6008703 (1999-12-01), Perrott et al.
patent: 6731145 (2004-05-01), Humphreys
patent: 6806780 (2004-10-01), Fontaine
patent: 6972633 (2005-12-01), Vilhonen
patent: 7068112 (2006-06-01), Gotz
patent: 7224237 (2007-05-01), Hirano et al.
patent: 7382201 (2008-06-01), Yu et al.
patent: 2001/0054974 (2001-12-01), Wright
patent: 2002/0191720 (2002-12-01), Neubauer
patent: 2004/0041638 (2004-03-01), Vilcocq et al.
patent: 2007/0291881 (2007-12-01), Glass
patent: 101069345 (2007-11-01), None
Pierre-Henri Bonnaud, Markus Hammes, Andre Hanke, Jens Kissing, Rudolf Koch, Eric Labarre, Christoph Schwoerer, “A Fully Integrated SoC for GSM/GPRS in 0.13 μm CMOS”, ISSCC 2006, Session 26, Cellular Building Blocks and Socs, 26.7, 2006.
Robert Bogdan Staszewski, John Wallberg, Sameh Rezeq, Chih-Ming Hung, Oren Eliezer, Sudheer Vemulapalli, Chan Fernando, Ken Maggio, Roman Staszewski, Nathen Barton, Meng-Chang Lee, Patrick Cruise, Mitch Entezari, Khurram Muhammad, Dirk Leipold, “All-Digital PLL and GSM/EDGE Transmitter in 90nm CMOS”, ISSCC 2005, Session 17, RF Cellular ICs, 17.5, 2005.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Method for tuning a digital compensation filter within a... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method for tuning a digital compensation filter within a..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for tuning a digital compensation filter within a... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-4308441

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.