Coded data generation or conversion – Analog to or from digital conversion – Multiplex
Reexamination Certificate
2003-04-14
2004-11-16
Tokar, Michael (Department: 2819)
Coded data generation or conversion
Analog to or from digital conversion
Multiplex
C375S350000, C455S150100
Reexamination Certificate
active
06819274
ABSTRACT:
TECHNICAL FIELD OF THE INVENTION
This invention relates to receiver architectures for high frequency transmissions and more particularly to set-top box receiver architectures for satellite television communications.
BACKGROUND
In general, the most ideal receiver architecture for an integrated circuit from a bill-of-material point of view is usually a direct down conversion (DDC) architecture. However, in practice, there are several issues that often prohibit the practical design of integrated circuit implementations that use DDC architectures. These issues typically include noise from the DC offset voltage and 1/f noise from baseband circuitry located on the integrated circuit. In mobile applications, such as with cellular phones, the DC offset voltage is a time varying entity which makes its cancellation a very difficult task. In other applications where mobility is not a concern, such as with satellite receivers, the DC offset voltage can be stored and cancelled, such as through the use of external storage capacitors. However, if noise is still an issue and often degrades CMOS satellite tuners that use a DDC architecture.
Conventional home satellite television systems utilize a fixed dish antenna to receive satellite communications. After receiving the satellite signal, the dish antenna circuitry sends a satellite spectrum signal to a satellite receiver or set-top box that is often located near a television through which the viewer desires to watch the satellite programming. This satellite receiver uses receive path circuitry to tune the program channel that was selected by the user. Throughout the world, the satellite channel spectrum sent to the set-top box is often structured to include 32 transponder channels between 950 MHz and 2150 MHz with each transponder channel carrying a number of different program channels. Each transponder will typically transmit multiple program channels that are time-multiplexed on one carrier signal. Alternatively, the multiple program channels may be frequency multiplexed within the output of each transponder. The total number of received program channels considering all the transponders together is typically well over 300 program channels.
Conventional architectures for set-top box satellite receivers include low intermediate-frequency (IF) architectures and DDC architectures. Low-IF architectures utilize two mixing frequencies. The first mixing frequency is designed to be a variable frequency that is used to mix the selected satellite transponder channel to a pre-selected IF frequency that is close to DC. And the second mixing frequency is designed to be the low-IF frequency that is used to mix the satellite spectrum to DC. Direct down conversion (DDC) architectures utilize a single mixing frequency. This mixing frequency is designed to be a variable frequency that is used to mix the selected satellite transponder channel directly to DC.
As indicated above, DDC architectures are desirable due to the efficiencies they provide. DDC architectures, however, suffer from disadvantages such as susceptibility to DC noise, 1/f noise and I/Q path imbalances. DDC architectures also often require narrow-band PLLs to provide mixing frequencies, and implementations of such narrow-band PLLs typically utilize LC-based voltage controlled oscillators (VCOs). Low-IF architectures, like DDC architectures, also typically require the use of such narrow-band PLLs with LC-based VCOs. Such LC-based VCOs are often difficult to tune over wide frequency ranges and often are prone to magnetically pick up any magnetically radiated noise. In addition, interference problems arise because the center frequency for the selected transponder channel and the DDC mixing signal are typically at the same frequency or are very close in frequency. To solve this interference problem, some systems have implemented receivers where the DDC mixing frequency is double (or half) of what the required frequency is, and at the mixer input, a divider (or doubler) translates the DDC mixing signal into the wanted frequency. Furthermore, where two tuners are desired on the same integrated circuit, two DDC receivers, as well as two low-IF receivers, will have a tendency to interfere with each other, and their VCOs also have a tendency to inter-lock into one another, particularly where the selected transponder channels for each tuner are close together.
SUMMARY OF THE INVENTION
The present invention provides methods and architectures for tuning bandpass analog-to-digital converters (ADCs) that can be used, for example, with receiver architectures and associated methods that are also described herein. As discussed below, the notch of the bandpass ADC can be tuned to the desired channel frequency by adjusting the notch to reduce noise energy in the output signal through a feedback process that adjusts the tuning signal. In addition, a master-slave approach can be implemented to tune a tunable bandpass filter configured as a slave circuit based upon the tuning adjustments made to the master bandpass ADC circuit. Still further, receiver architectures and associated methods are disclosed that utilize coarse analog tune circuitry to provide initial analog coarse tuning of desired channels within a received spectrum signal, such as a set-top box signal spectrum for satellite communications. These receiver architectures, as described in detail below, provide significant advantages over prior direct down-conversion (DDC) architectures and low intermediate-frequency (IF) architectures, particularly where two tuners are desired on the same integrated circuit. Rather than using a low-IF frequency or directly converting the desired channel frequency to DC, initial coarse tuning provided by analog coarse tuning circuitry allows for a conversion to a frequency range around DC. This coarse tuning circuitry can be implemented, for example, using a large-step local oscillator (LO) that provides a coarse tune analog mixing signal. Once mixed down, the desired channel may then be fine-tuned through digital processing, such as through the use of a wide-band analog-to-digital converter (ADC) or a narrow-band tunable bandpass ADC. This tunable bandpass ADC, for example, can be tuned using the method and architecture of the present invention.
REFERENCES:
patent: 5210504 (1993-05-01), Yagita et al.
patent: 5375146 (1994-12-01), Chalmers
patent: 5617090 (1997-04-01), Ma et al.
patent: 5861831 (1999-01-01), Murden et al.
patent: 5901184 (1999-05-01), Ben-Efraim et al.
patent: 5982823 (1999-11-01), Jacklin
patent: 6031878 (2000-02-01), Tomasz et al.
patent: 6091931 (2000-07-01), Ben-Efraim et al.
patent: 6134429 (2000-10-01), Feyfant et al.
patent: 6148184 (2000-11-01), Manku et al.
patent: 6218972 (2001-04-01), Groshong
patent: 6282249 (2001-08-01), Tomesen et al.
patent: 6356736 (2002-03-01), Tomasz et al.
patent: 6377315 (2002-04-01), Carr et al.
patent: 6385262 (2002-05-01), Gustafsson et al.
patent: 6486809 (2002-11-01), Figoli
patent: 6507298 (2003-01-01), Barrenscheen et al.
patent: 6512472 (2003-01-01), Smith et al.
patent: 6545728 (2003-04-01), Patel et al.
patent: 6621433 (2003-09-01), Hertz
patent: 2003/0054783 (2003-03-01), Mason et al.
Copending U.S. patent application Ser. No. 10/412,963 filed Apr. 14, 2003, “Receiver Architectures Utilizing Coarse Analog Tuning and Associated Methods” (SILA:138).
Copending U.S. patent application Ser. No. 10/412,962 filed Apr. 14, 2003, “Multi-Stage Channel Select Filter and Associated Method” (SILA:154).
Copending U.S. patent application Ser. No. 10/412,871 filed Apr. 14, 2003, “Integrated Multi-Tuner Satellite Receiver Architecture and Associated Method” (SILA:163).
Brett, et al., “A Direct-Conversion L-Band Tuner for Digital DBS,” ISSCC 98/Session 8/Wireless Receivers/Paper FA 8.3, IEEE International Solid-State Circuits Conference (1998).
Jayaraman, et al., “A Fully Integrated Broadband Direct-Conversion Receiver for DBS Applications,” ISSCC 2000/Session 8/Wireless RX/TX/Paper TA 8.2, IEEE International Solid-State Circuits Conference (2000).
Conexant Data Sheet No. 100
Khoini-Poorfard Ramin
Krone Andrew W.
Nguyen Linh V
O'Keefe Egan & Peterman, LLP
Silicon Laboratories Inc.
Tokar Michael
LandOfFree
Method for tuning a bandpass analog-to-digital converter and... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for tuning a bandpass analog-to-digital converter and..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for tuning a bandpass analog-to-digital converter and... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3352909