Method for the dynamically balancing series- and...

Details Method for the dynamically balancing series- and... Method for the dynamically balancing series- and...

2006-07-04

2006-07-04

Nguyen, Matthew V. (Department: 2838)

Electricity: power supply or regulation systems

Output level responsive

Using a three or more terminal semiconductive device as the...

Reexamination Certificate

active

07071661

ABSTRACT:
A method for dynamically balancing the loads in a circuit (1, 4) of semiconductor power switches arranged in series or in parallel is disclosed. Individual switching signals (iG1, iG2) for the semiconductor power switches (S1. . . S4) are generated by determining a system-widely valid synchronous sampling time (tsj) independently for each semiconductor power switch (S1. . . S4) due to a synchronous event (es) of the whole circuit (1, 4). Control loop offsets between actual values (ai) measured synchronously at the sampling time (tsj) and given desired values (as) of an asynchronous state variable (a(t)) of the semiconductor power switches (S1. . . S4) are reduced in the same or in following switching cycles. Alternatively, control loop offsets between actual time values (tai) and desired time values (tas) are minimized, wherein the actual time values (tai) are measured upon exceeding a globally provided threshold value (εa) of an asynchronous state variable (a(t)) of the semiconductor power switches (S1. . . S4). Embodiments relate to: Offsetting the sampling time (tsj) in time by a globally provided time interval (Δt0), providing desired values locally or globally, e.g. by averaging of actual values (ai, tai), additional balancing of the gradients of asynchronous time variables (a(t)). A central sampling command can be dispensed with and the switching synchronicity is improved, switching times are shortened and dynamic switching losses are reduced.

REFERENCES:
patent: 5566063 (1996-10-01), Gerster et al.
patent: 5627412 (1997-05-01), Beard
patent: 6091234 (2000-07-01), Kitagawa
patent: 6275014 (2001-08-01), Sudo
patent: 6292380 (2001-09-01), Diallo et al.
patent: 198 38 389 (1992-03-01), None
patent: 0 409 384 (1991-01-01), None
patent: 0 664 613 (1995-07-01), None
Christian Gerster, et al.:Gate-control strategies for snubberless operation of series conected IGBTs, IEEE Power Electronics Specialists Conference PESC96, Baveno, Italy, vol. 2, pp. 1739-1742, 1996.
Christian Gerster:Fast High-power/High-voltage Switch Using Series-connected IGBTs with Active Gate-controlled Voltage-balancingApplied Power Electronics Conference and Exposition, vol. 1, pp. 469-472, IEEE, New York (1994).

Affiliated with

Also associated with

Rating

Method for the dynamically balancing series- and... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method for the dynamically balancing series- and..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for the dynamically balancing series- and... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3550140