Metal working – Method of mechanical manufacture – Electrical device making
Patent
1992-03-04
1994-03-01
Arbes, Carl J.
Metal working
Method of mechanical manufacture
Electrical device making
228254, 257737, 437 8, 439197, H05K 334
Patent
active
052896315
ABSTRACT:
An integrated circuit chip having solder bumps thereon may be tested using a temporary substrate having substrate pads corresponding to locations of the input/output pads on the chip and having a sacrificial conductor layer on the temporary substrate pads. The solder bumps are placed adjacent the corresponding sacrificial metal layer and heated to form an electrical and mechanical connection between the chip and the temporary substrate. The chip is then tested and/or burned-in on the temporary substrate. After testing/burn-in, the sacrificial metal layer is dissolved into the solder bumps by heating. The integrated circuit chip, including a solder bump having the dissolved sacrificial metal layer therein, may be easily removed from the temporary substrate. Solder bumps may also be formed on the temporary substrate and transferred to unbumped chips. Solder bumps with different characteristics may be formed by varying the current-time product to each individual pad of the temporary substrate during a plating operation.
REFERENCES:
patent: 3663184 (1972-05-01), Wood et al.
patent: 3839727 (1974-10-01), Herdzik et al.
patent: 4042954 (1977-08-01), Harris
patent: 4237607 (1980-12-01), Ohno
patent: 4273859 (1981-06-01), Mones et al.
patent: 4293637 (1981-10-01), Hatada et al.
patent: 4661375 (1987-04-01), Thomas
patent: 4836435 (1989-06-01), Napp et al.
patent: 4878611 (1989-11-01), LoVasco et al.
patent: 4950623 (1990-08-01), Dishon
patent: 4975079 (1990-12-01), Beaman et al.
patent: 4975765 (1990-12-01), Ackermann et al.
patent: 5006792 (1991-04-01), Malhi et al.
patent: 5007163 (1991-04-01), Pope et al.
patent: 5065227 (1991-11-01), Frankeny et al.
patent: 5073117 (1991-12-01), Malhi et al.
patent: 5088190 (1992-02-01), Malhi et al.
patent: 5108027 (1992-04-01), Warner et al.
Decal Solder Transfer, R. J. Herdzik, P. A. Totta, IBM Technical Disclosure Bulletin, vol. 22, No. 3, Aug. 1979.
Solder Rework Technique, R. J. Herdzik, P. A. Totta, IBM Technical Disclosure Bulletin, vol. 21, No. 12, May 1979, p. 4835.
Method to Change Solder Composition of Chip, R. J. Herdzik, P. A. Totta, IBM Disclosure Bulletin, vol. 22, No. 3, Aug. 1979, p. 995.
Solder Volume Optimization, R. J. Herdzik, P. A. Totta, IBM Technical Disclosure Bulletin, vol. 21, No. 12, May 1979, p. 4834.
Terminal Metallurgy System For Semiconductor Devices, P. O. Castrucci, R. H. Collins, R. P. Pecoraro, IBM Technical Disclosure Bulletin, vol. 9, No. 12, May 1967, p. 1805.
Koopman Nicholas G.
Rinne Glenn A.
Turlik Iwona
Yung Edward K.
Arbes Carl J.
MCNC
LandOfFree
Method for testing, burn-in, and/or programming of integrated ci does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for testing, burn-in, and/or programming of integrated ci, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for testing, burn-in, and/or programming of integrated ci will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-569148