Method for testing a sequential circuit by splicing test vectors

Details Method for testing a sequential circuit by splicing test vectors Method for testing a sequential circuit by splicing test vectors

1991-03-08

1993-07-20

Black, Thomas G.

Excavating

364488, G01R 3128, G06F 1100

Patent

active

052300013

ABSTRACT:
During application of a sequence of design verification patterns at the primary input pins of a sequential circuit IC, a test vector is spliced between patterns to test for a fault condition. As design verification patterns are applied in sequence, the state of the sequential circuit changes. To test for a select fault condition, the sequential circuit needs to be in a desired state. While in such desired state, a test vector is applied and select internal circuit element responses are monitored. If the desired state occurs during a sequence of design verification patterns, then the test vector is applied between successive patterns before the IC clock has a transition. By applying the test signal, monitoring the response, then reapplying the design verification pattern before the clock changes, the IC subsequent state which would occur had the test vector been omitted still occurs. If a desired state does not occur during the sequence of design verification patterns, then a select state similar to the desired state is identified. When such select state occurs, control signals are applied through internal test points to force a state change to the desired state. Thereafter, the appropriate test vector is applied and the response is monitored to check the fault condition. All such steps occur before a clock transition so that the state and design verification pattern occurring at the beginning of the clock cycle, also occur before the next transition to the clock cycle. Accordingly, the design verification pattern sequence is not invalidated.

REFERENCES:
patent: 3761675 (1973-09-01), Mason et al.
patent: 3795859 (1974-03-01), Benante et al.
patent: 3806891 (1974-04-01), Eichelberger et al.
patent: 4293919 (1981-10-01), Dasgupta et al.
patent: 4513418 (1985-04-01), Bardell, Jr. et al.
patent: 4517672 (1985-05-01), Pfleiderer et al.
patent: 4602210 (1986-07-01), Fasang et al.
patent: 4613970 (1986-09-01), Masuda et al.
patent: 4749947 (1988-06-01), Gheewala
patent: 4833676 (1989-05-01), Koo
patent: 4857774 (1989-08-01), El-Ayat et al.
patent: 4937826 (1990-06-01), Gheewala et al.
patent: 5010552 (1991-04-01), Dias et al.
patent: 5065090 (1991-11-01), Gheewala
"Design for Testability--A Survey", by T. W. Williams, et al., Proceedings IEEE, vol. 71, pp. 359-416, Jan. 1983.
"A Logic Design Structure for LSI Testability", Eichelberger, et al., Proceedings 14th Design Automation Conf., Jun. 1977.
"Built-in Self-Test Techniques" by E. J. McClusky, IEEE Design and Test, vol. 2, No. 2, pp. 21-28, Apr. 1985.
"Built-in Self-Test Structures" by E. J. McClusky, IEEE Design and Test, vol. 2, No. 2, pp. 29-36, Apr. 1985.
"Voltage Checking Device" by G. Canard and A. Potocki, IBM Technical Disclosure Bulletin, vol. 8, No. 5, Oct. 1965.

Affiliated with

Also associated with

Rating

Method for testing a sequential circuit by splicing test vectors does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method for testing a sequential circuit by splicing test vectors, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for testing a sequential circuit by splicing test vectors will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1766504