Electrical computers and digital processing systems: interprogra – Interprogram communication using shared memory
Reexamination Certificate
2007-09-04
2007-09-04
Thomson, William (Department: 2194)
Electrical computers and digital processing systems: interprogra
Interprogram communication using shared memory
C718S106000, C711S147000, C710S264000
Reexamination Certificate
active
10148376
ABSTRACT:
The invention relates to a method for synchronizing program sections of a computer program. The program sections can run in parallel on different processors of a computer. Data transfer between the program sections is synchronized by providing a buffer. Unauthorized access to the buffer is prevented by means of a flag that is set automatically by buffer utilities. The data transfer between individual program sections is thus synchronized by the buffer synchronization class only, which consists of the buffer, internal variables and the buffer utilities, is configured in a very simple manner and can thus be tested in operation an in a relatively simple manner by means of a computer comprising several processors. The data transfer is very efficient as the individual utilities are designed in a simple and short manner and thus require little processing time and as the data can be directly written in or read out of the buffer.
REFERENCES:
patent: 4769769 (1988-09-01), Bolt et al.
patent: 4782442 (1988-11-01), Kojima et al.
patent: 5293613 (1994-03-01), Hayden et al.
patent: 5307495 (1994-04-01), Seino et al.
patent: 5410654 (1995-04-01), Foster et al.
patent: 5463625 (1995-10-01), Yasrebi
patent: 5710923 (1998-01-01), Jennings et al.
patent: 5758149 (1998-05-01), Bierma et al.
patent: 5928351 (1999-07-01), Horie et al.
patent: 6188699 (2001-02-01), Lang et al.
patent: 6289334 (2001-09-01), Reiner et al.
patent: 6385658 (2002-05-01), Harter et al.
patent: 198 57 332 (2000-06-01), None
patent: 1 491 453 (1977-11-01), None
patent: WO97/25672 (1997-07-01), None
patent: WO99/17198 (1999-04-01), None
Zilker, Praxis des Multitasking, Franzis-Verlag GmbH, Munich, 1987, ISBN 3-7723-8561-3, pp. 45 through 61.
Vom Echzeitkern zum kompletten Betriebssystem,Design&Elektronik, vol. 26, Dec. 22, 1989, pp. 44-47 w/ translation of abstract.
Tanenbaum, Andrew, Moderne Betriebssystems, Carl Hanser Verlag Munich Vienna, 1994, ISBN 3-446-17472-9, pp. 40 through 54.
Chiola et al, “Implementing a low cost, low latency parallel platform”,Parallel Computing, (1997), pp. 1703-1717.
Liu et al, “Worker-checker—A Framework for run-time parallelization on multiprocessors”,Journal of Systems Architecture, 45, (1998), pp. 205-229.
Rauchwerger, “Run-time parallelization: Its time has com”,Parallel Computing, 24, (1998), pp. 527-556.
Berkovich et al, “A combinatorial architecture for instruction-level parallelism”,Microprocessors and Microsystems, 22 (1998), pp. 23-31.
Cohen & Woodring, “Win 32 Multithreaded Programming”, ISBN 1-56592-296-4, Chapter 9, Advanced Encapsulation Techniques, pp. 300-303 and 258-269, Dec. 1999.
Hoang Phuong N.
Oce Printing Systems GmbH
Thomson William
LandOfFree
Method for synchronizing program sections of a computer program does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for synchronizing program sections of a computer program, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for synchronizing program sections of a computer program will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3762971