Method for synchronizing hardware and software

Details Method for synchronizing hardware and software Method for synchronizing hardware and software

1980-04-14

1982-08-10

Zache, Raulfe B.

Boots, shoes, and leggings

G06F 946

Patent

active

043441335

ABSTRACT:
A digital processor capable of responding to a sync instruction for high-speed synchronization of hardware and software is provided. The sync instruction places the procesor in a stopped state and lets the processor start up again only upon receipt of an interrupt. If the interrupt is disabled by being masked, the stopped state is simply cleared and the sequencing of instructions continues without vectoring to the interrupt service routine. However if the interrupt is not disabled, the processor will handle the interrupt just as it would if it were not in the stopped state. Upon return from the interrupt service routine, the stopped state is cleared and the sequencing of instructions continues. In this way, the sync instruction provides a mechanism for synchronizing software with hardware external to the processor without the delays associated with interrupts or busy-wait loops.

REFERENCES:
patent: 4003028 (1977-01-01), Bennett et al.
patent: 4004283 (1977-01-01), Bennett et al.

Affiliated with

Also associated with

Rating

Method for synchronizing hardware and software does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method for synchronizing hardware and software, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for synchronizing hardware and software will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1533945