Method for synchronizing and resetting clock signals...

Details Method for synchronizing and resetting clock signals... Method for synchronizing and resetting clock signals...

2005-11-22

2005-11-22

Wells, Kenneth B. (Department: 2816)

Miscellaneous active electrical nonlinear devices, circuits, and

Signal converting, shaping, or generating

Synchronizing

C327S337000

Reexamination Certificate

active

06967511

ABSTRACT:
A method for establishing frequency and phase alignment of clock signals across a domain of analog blocks coupled in a single integrated circuit. Different analog functions are implemented by selectively and electrically coupling different combinations of analog blocks. The analog blocks may be arrayed in a number of columns. A synchronized clock signal is supplied to all of the analog blocks in a combination of blocks, even when the blocks are in different columns. The frequency of the clock signal can be changed dynamically depending on the analog function to be achieved.

REFERENCES:
patent: 5258760 (1993-11-01), Moody et al.
patent: 5414308 (1995-05-01), Lee et al.
patent: 5563526 (1996-10-01), Hastings et al.
patent: 5600262 (1997-02-01), Kolze
patent: 6166367 (2000-12-01), Cho
patent: 6225866 (2001-05-01), Kubota et al.
patent: 6724220 (2004-04-01), Snyder et al.

Affiliated with

Also associated with

Rating

Method for synchronizing and resetting clock signals... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method for synchronizing and resetting clock signals..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for synchronizing and resetting clock signals... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3486005