Boots – shoes – and leggings
Patent
1992-04-02
1994-09-20
Ramirez, Ellis B.
Boots, shoes, and leggings
364488, 364490, G06F 1560, G06F 1520
Patent
active
053495420
ABSTRACT:
Segments within a power network of an integrated circuit are calculated utilizing information generated during design and placement. The performance of logic blocks within the integrated circuit is simulated to obtain an estimated maximum current requirement for each logic block. After obtaining an estimated maximum current requirement for each logic block, the estimated maximum current flow through each power net segment is obtained by summing the estimated current requirements for each logic block which draws current through the power net segment. Based on this estimated maximum current flow through each power segment, a width for each power net segment is calculated. After widths have been calculated, a check may be made to assure that a predetermined electromigration limit is not exceeded. When projected current flow through a power net segment will result in an exceeding of the predetermined electromigration limit, the width of the power net segment is increased.
REFERENCES:
patent: 4612618 (1986-09-01), Pryor et al.
patent: 5210701 (1993-05-01), Hana et al.
patent: 5231590 (1993-07-01), Kumar et al.
Khanna et al.; "Analytical Models for Sising of VLSI Power/Ground Nets Under Electromigration, Inductive and Registive Constraints". IEEE Symposium Jun. 11-14, 1991.
Cai; "Multi-Pads, Singles Layer Power Net Routing In VLSI Circuits"; IEEE Conf. Jun. 12-15, 1988.
M. Beardslee et al., "Mosaico: An Integrated Macro-Cell Layout System", MCNC International Workshop on Placement and Routing, 1988, Session 6.1.
S. Chowdhury, "Optimum Design of Reliable IC Power Networks Having General Graph Topologies", Design Automation Conference, 1989, pp. 787-790.
W-M Dai et al., "BEAR: A New Building-Block Layout System", Int'l Conference on Computer Aided Design, 1987, pp. 34-37.
S. Devadas, K. Keutzer, and J. White, "Estimation of Power Dissipation in CMOS Combinational Circuits", Custom Integrated Circuits Conference, 1990, pp. 19.7.1-19.7.6.
Don Stark and Mark Horowitz, "Analyzing CMOS Power Supply Networks using Ariel", 25th ACM/IEEE Design Automation Conference, 1988, paper 30.1, pp. 460-464.
Brasen Daniel R.
Seiler Bruce S.
Ramirez Ellis B.
VLSI Technology Inc.
Weller Douglas L.
LandOfFree
Method for sizing widths of power busses in integrated circuits does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for sizing widths of power busses in integrated circuits, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for sizing widths of power busses in integrated circuits will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2430466