Semiconductor device manufacturing: process – Making device array and selectively interconnecting – Using structure alterable to nonconductive state
Patent
1999-02-11
1999-12-28
Nguyen, Tuan H.
Semiconductor device manufacturing: process
Making device array and selectively interconnecting
Using structure alterable to nonconductive state
644636, 644648, H01L 2182
Patent
active
060080752
ABSTRACT:
A method for simultaneous fabrication of an interlever metal contact and a fuse window reducing the number of masking steps required while providing a high yield for the fuse. A semiconductor substrate is provided having a device area with a first metal layer over an InterLevel Dielectric layer and a fuse area with a polysilicon fuse buried within the InterLevel Dielectric layer. A thick anti-reflective coating is formed on the first metal layer. The first metal layer and the anti-reflective coating are patterned to form a first metal line. An InterMetal Dielectric layer is formed over the InterLevel Dielectric layer and the first metal line. The InterMetal Dielectric layer, the InterLevel Dielectric layer, and the anti-reflective coating are patterned, simultaneously opening a via hole extending partially into the anti-reflective coating and a fuse window opening extending into the InterLevel Dielectric layer without exposing the fuse. An adhesion layer is formed over the InterMetal Dielectric layer. A Tungsten layer is blanket deposited on the adhesion layer and anisotropically etched, forming a W-plug in the via hole and a W-ring on the sidewalls of the fuse window opening. An upper metal layer is formed on the adhesion layer, the W-plug, and the W-ring and patterned to form an upper metal line. This etch also forms an upper metal ring on the inside wall of the W-ring. A passivation layer and a dielectric layer are formed and patterned to extend the fuse window opening through the passivation layer without exposing the fuse.
REFERENCES:
patent: 5472901 (1995-12-01), Kapoor
patent: 5534461 (1996-07-01), Kuwajima
patent: 5618750 (1997-04-01), Fukuhara et al.
patent: 5736433 (1998-04-01), Bryant et al.
patent: 5753539 (1998-05-01), Okazaki
patent: 5760453 (1998-06-01), Chen
patent: 5827759 (1998-10-01), Froehner
patent: 5844295 (1998-12-01), Tsukude et al.
patent: 5851903 (1998-12-01), Stamper
patent: 5879966 (1999-03-01), Lee et al.
Liaw Ing-Ruey
Lien Wah-Yih
Ackerman Stephen B.
Nguyen Tuan H.
Saile George O.
Stoffel William B.
Vanguard International Semiconductor Corporation
LandOfFree
Method for simultaneous formation of contacts between metal laye does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for simultaneous formation of contacts between metal laye, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for simultaneous formation of contacts between metal laye will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2381691