Computer-aided design and analysis of circuits and semiconductor – Integrated circuit design processing – Physical design processing
Reexamination Certificate
2011-04-05
2011-04-05
Kik, Phallaka (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Integrated circuit design processing
Physical design processing
C716S119000, C716S129000
Reexamination Certificate
active
07921399
ABSTRACT:
A method for preprocessing tie net routing data organizes the data into a plurality of tie nets each based on an optimal connection path between a pin or set of pins and the power grid. The router then routs the data embodying the thusly-simplified plurality of tie nets. Once the routing is complete, post processor takes the routed design and returns it to its original net list state while keeping the routing solution.
REFERENCES:
patent: 4811237 (1989-03-01), Putatunda et al.
patent: 5187671 (1993-02-01), Cobb
patent: 5313079 (1994-05-01), Brasen et al.
patent: 5483461 (1996-01-01), Lee et al.
patent: 6006024 (1999-12-01), Guruswamy et al.
patent: 6691296 (2004-02-01), Nakayama et al.
patent: 6865721 (2005-03-01), Dahl et al.
patent: 7191424 (2007-03-01), Dirks et al.
patent: 7194707 (2007-03-01), Chung-Maloney et al.
patent: 7194717 (2007-03-01), Andreev et al.
patent: 7231624 (2007-06-01), Vuong et al.
patent: 7281232 (2007-10-01), Nicolino et al.
patent: 7346869 (2008-03-01), Tai et al.
patent: 7793241 (2010-09-01), Tai et al.
patent: 7797654 (2010-09-01), Tai et al.
patent: 2001/0011362 (2001-08-01), Yoshinaga
patent: 2004/0015804 (2004-01-01), Nakayama et al.
patent: 2005/0132321 (2005-06-01), Shenoy et al.
patent: 2006/0080630 (2006-04-01), Lin
patent: 2006/0095870 (2006-05-01), Tai et al.
patent: 2006/0123374 (2006-06-01), Douriet
patent: 2008/0052649 (2008-02-01), Tai et al.
patent: 2008/0066026 (2008-03-01), Tai et al.
patent: 2008/0082786 (2008-04-01), Lovell
Naclerio et al., “Via Minimization for Gridless Layouts”, 24th Conference on Design Automation, May 28-Jun. 1, 1987, pp. 159-165.
Berry Christopher J.
Bowen Michael Alexander
International Business Machines - Corporation
Kik Phallaka
Kinnaman, Jr. William A.
LandOfFree
Method for simplifying tie net modeling for router performance does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for simplifying tie net modeling for router performance, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for simplifying tie net modeling for router performance will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2692413