Method for shortening memory fetch time relative to memory store

Details Method for shortening memory fetch time relative to memory store Method for shortening memory fetch time relative to memory store

1990-07-23

1994-10-25

Gossage, Glenn

Boots, shoes, and leggings

395550, 364DIG2, 365233, 365203, G06F 1200, G06F 104

Patent

active

053597222

ABSTRACT:
A method for reducing fetch time in a computer system provides a memory fetch cycle that is shorter than the memory store cycle. Each chip of the computer system has at least one dynamic random access memory array (DRAM) and a small high speed cache static random access memory (SRAM) on the chip. The system memory controller recognizes the fetch or store state of a memory request in generating a DRAM subrow-address timing signal (RAS) and a cache address timing signal (CAS) for enabling the accessing and addressing of bits in the SRAM and recovery in the DRAM. The RAS starts DRAM recovery for a fetch cycle at or near the start of fetching of data from the SRAMs on the chips, but controls RAS to not start DRAM recovery for a store cycle until SRAM data storing is done. The clocks on the chips contain circuits that control DRAM recovery while fetching during DRAM data from the SRAMs, but that prevent DRAM recovery from starting until data storing in the SRAMs is complete.

REFERENCES:
patent: 3740723 (1973-06-01), Beausoleil et al.
patent: 4491910 (1985-01-01), Caudel et al.
patent: 4586131 (1986-04-01), Caudel et al.
patent: 4641276 (1987-02-01), Duuki-Jacobs
patent: 4667313 (1987-05-01), Pinkham et al.
patent: 4731758 (1988-03-01), Lam et al.
patent: 4860192 (1989-08-01), Sachs et al.
patent: 5019965 (1991-05-01), Webb, Jr. et al.
patent: 5031141 (1991-07-01), Guddat et al.
patent: 5047920 (1991-09-01), Funabashi
patent: 5058116 (1991-10-01), Chao et al.
Kalter et al., "An Experimental 80 ns 1 MBit DRAM with Fast Page Operation," IEEE Journal of Solid State Circuits, vol. SC-20, No. 5, Oct. 1985, pp. 914-923.
Aichelmann, Jr. et al., "Hierarchy Memory for Improved Processor Performance", IBM Tech. Disc. Bull., vol. 19, No. 8, Jan. 1977, pp. 3071-3073.
Tong, "Memory Transfer at Arbitrary Byte Boundaries," IBM Tech. Disc. Bull., vol. 26, No. 12, May 1984, pp. 6473-6475.

Affiliated with

Also associated with

Rating

Method for shortening memory fetch time relative to memory store does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method for shortening memory fetch time relative to memory store, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for shortening memory fetch time relative to memory store will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-142438