Data processing: software development – installation – and managem – Software program development tool – Translation of code
Reexamination Certificate
2003-01-29
2008-03-18
Khatri, Anil (Department: 2191)
Data processing: software development, installation, and managem
Software program development tool
Translation of code
C717S149000, C717S151000
Reexamination Certificate
active
07346898
ABSTRACT:
Multiple coprocessor scheduling of parallel processing steps control with bit arithmetic using a bitmask for each data block buffer indicating next processing step and a bitmask of processing steps with available coprocessors. ANDs of the bitmasks for the buffers with the bitmask of processing steps determines processing steps to run. This allows for parallel processing on the data blocks in the various buffers.
REFERENCES:
patent: 4885684 (1989-12-01), Austin et al.
patent: 5721854 (1998-02-01), Ebcioglu et al.
patent: 5764243 (1998-06-01), Baldwin
patent: 5802374 (1998-09-01), Gupta et al.
patent: 5978830 (1999-11-01), Nakaya et al.
patent: 6016395 (2000-01-01), Mohamed
patent: 6317872 (2001-11-01), Gee et al.
patent: 6397397 (2002-06-01), Chen
patent: 6502237 (2002-12-01), Yates et al.
patent: 6532016 (2003-03-01), Venkateswar et al.
patent: 6683979 (2004-01-01), Walker et al.
patent: 6748587 (2004-06-01), Santhanam et al.
patent: 6765571 (2004-07-01), Sowizral et al.
patent: 6804664 (2004-10-01), Hartman et al.
patent: 6868123 (2005-03-01), Bellas et al.
patent: 6912702 (2005-06-01), Iyer et al.
patent: 6993753 (2006-01-01), Yamanaka et al.
patent: 7098801 (2006-08-01), Burness
patent: 7143401 (2006-11-01), Babaian et al.
patent: 7191433 (2007-03-01), Narad et al.
patent: 7254806 (2007-08-01), Yates, Jr. et al.
Setia et al, “Processor scheduling on muliprogramd disttributed memory parallel computers”, ACM SIGMETRICS, pp. 158-170, 1993.
Bender et al, “Scheduling click multithreaded parallel programs on processors of different speeds”, ACM SPAA, pp. 13-21, 2000.
Blank et al, “A parallel bit map processor architecture for DA algorithms”, IEEE, pp. 837-845, 1981.
Wilmore, “A hierarchical bit map format for the representation of IC mask data”, ACM pp. 585-590, 1980.
Yourst et al, “Incremental commit groups for non atomic trace processing”, IEEE MICRO, pp. 1-12, 2005.
Obrenic et al, “Using emulations to enhance the performance of parallel architecture”, IEEE, Trans. on Parallel and Distributed Systems, vol. 10, No. 10 pp. 1087-1081, 1999.
Brady III W. James
Khatri Anil
Telecky , Jr. Frederick J.
Texas Instruments Incorporated
LandOfFree
Method for scheduling processors and coprocessors with... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for scheduling processors and coprocessors with..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for scheduling processors and coprocessors with... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3970093