Static information storage and retrieval – Floating gate – Particular connection
Reexamination Certificate
2000-03-28
2003-10-14
Lebentritt, Michael S. (Department: 2824)
Static information storage and retrieval
Floating gate
Particular connection
C365S185240, C365S063000
Reexamination Certificate
active
06633499
ABSTRACT:
FIELD OF INVENTION
The present invention relates to memory array architectures generally and to symmetric memory array architectures in particular.
BACKGROUND OF THE INVENTION
Memory arrays are well known in the art and comprise matrices of memory cells organized into rows and columns. Each memory cell comprises a source, a drain and a gate, each of which has to receive voltage in order for the cell to be accessed. Columns of sources and columns of drains are connected together by bit lines while rows of gates are connected together by word lines. To activate a cell, one drain bit line, one source bit line and one word line must receive voltage.
A standard memory array architecture consists of one metal line on each column, periodically connected to the underlying bit line via a contact. The contact typically is large and is present within the memory array area. The word line is typically of lower resistance and its contact is located outside of the memory array area. There is typically a common source line for a plurality of memory cells. Furthermore, the metal lines are themselves quite thick. Typically, the distance between bit lines is defined by the width of either or both of the metal lines and the contacts, where the contacts are typically wider than the metal lines.
Various memory array architectures are known which reduce the size of the memory array area by reducing the number of contacts and/or metal lines. In virtual ground architectures, the common ground line is eliminated. Instead, the drain of one cell serves as the source for its neighboring cell. Bit lines are continuous diffusions with a contact to the metal lines every X (8, 16, 24, 32, 64, 128, etc.) cells to reduce resistance. The gain in area is up to 40% due to the reduced number of contacts and the elimination of the common source line.
To further reduce array size, the alternate metal, virtual ground architecture (AMG), described in U.S. Pat. No. 5,204,835, has two bit lines per metal line. Typically, in the AMG architecture, the cell size is close or equal to the minimum feature size possible for the cells.
Standard virtual ground architectures access every cell symmetrically (i.e. every bit line receives voltage directly from a metal line). The AMG architecture, which is more compact than standard virtual ground architectures, directly provides voltage to the metalized bit lines but indirectly provides voltage to the segmented, non-metalized bit lines. As a result, the voltage on an activated non-metalized bit line (which is provided through n-channel select transistors) is lower than the voltage on a simultaneously activated metalized bit line. Furthermore, n-channel transistors are not good at passing the high voltages needed for programming.
The non-symmetry of the AMG architecture makes it difficult to use with a nitride read only memory (NROM) array which stores two bits in each NROM cell. Such a cell is described in Applicant's copending application Ser. No. 08/905286, filed Aug. 1, 1997 entitled “Two Bit Non-Volatile Electrically Erasable and Programmable Semiconductor Memory Cell Utilizing Asymmetrical Charge Trapping” and assigned to Saifun Semiconductors, the same assignee as for this application, whose disclosure is incorporated herein by reference. The two bits in a cell are located on each side of the cell and each bit is accessed by voltages on the two neighboring bit lines of the cell. Accordingly, the cell requires that its two neighboring bit lines receive equivalent amounts of voltage thereby to read both bits equally (although not simultaneously).
Some architectures segment the bit lines. Each row of segmented bit lines is called a “block” and each block typically includes block select transistors to activate only one block at a time. This is particularly important for FLASH electrically erasable, programmable, read only memory (FLASH EEPROM) arrays which pass high voltages along the bit lines during programming and erase operations. During programming, the bit line voltages disturb the unselected cells.
To reduce the total time the programming voltage disturbs the cells, the bit lines are segmented into small blocks.
SUMMARY OF THE PRESENT INVENTION
An object of the present invention is to provide an improved symmetric segmented array having a minimum voltage drop therein. It is noted that such an array has column select transistors controlling metal bit lines which, in turn, are connected to select transistors which control diffusion bit lines.
In accordance with a preferred embodiment of the present invention, at least one select transistor and/or column select transistor of the array is a low threshold voltage device.
Alternatively, in accordance with a preferred embodiment of the present invention, at least one select transistor and/or column select transistor of the array has a channel length shorter than a standard channel length of a process.
REFERENCES:
patent: 3895360 (1975-07-01), Cricchi et al.
patent: 4016588 (1977-04-01), Ohya et al.
patent: 4017888 (1977-04-01), Christie et al.
patent: 4151021 (1979-04-01), McElroy
patent: 4173766 (1979-11-01), Hayes
patent: 4173791 (1979-11-01), Bell
patent: 4281397 (1981-07-01), Neal et al.
patent: 4306353 (1981-12-01), Jacobs et al.
patent: 4342149 (1982-08-01), Jacobs et al.
patent: 4360900 (1982-11-01), Bate
patent: 4380057 (1983-04-01), Kotecha et al.
patent: 4388705 (1983-06-01), Sheppard
patent: 4389705 (1983-06-01), Sheppard
patent: 4471373 (1984-09-01), Shimizu et al.
patent: 4527257 (1985-07-01), Cricchi
patent: 4586163 (1986-04-01), Koike
patent: 4630085 (1986-12-01), Koyama
patent: 4667217 (1987-05-01), Janning
patent: 4780424 (1988-10-01), Holler et al.
patent: 4847808 (1989-07-01), Kobatake
patent: 4870470 (1989-09-01), Bass, Jr. et al.
patent: 4916671 (1990-04-01), Ichiguchi
patent: 4941028 (1990-07-01), Chen et al.
patent: 5021999 (1991-06-01), Kohda et al.
patent: 5075245 (1991-12-01), Woo et al.
patent: 5117389 (1992-05-01), Yiu
patent: 5159570 (1992-10-01), Mitchell et al.
patent: 5168334 (1992-12-01), Mitchell et al.
patent: 5172338 (1992-12-01), Mehrotra et al.
patent: 5175120 (1992-12-01), Lee
patent: 5204835 (1993-04-01), Eitan
patent: 5214303 (1993-05-01), Aoki
patent: 5241497 (1993-08-01), Komarek
patent: 5260593 (1993-11-01), Lee
patent: 5268861 (1993-12-01), Hotta
patent: 5289412 (1994-02-01), Frary et al.
patent: 5293563 (1994-03-01), Ohta
patent: 5305262 (1994-04-01), Yoneda
patent: 5311049 (1994-05-01), Tsuruta
patent: 5315541 (1994-05-01), Harari et al.
patent: 5345425 (1994-09-01), Shikatani
patent: 5349221 (1994-09-01), Shimoji
patent: 5350710 (1994-09-01), Hong et al.
patent: 5359554 (1994-10-01), Odake et al.
patent: 5393701 (1995-02-01), Ko et al.
patent: 5394355 (1995-02-01), Uramoto et al.
patent: 5399891 (1995-03-01), Yiu et al.
patent: 5412601 (1995-05-01), Sawada et al.
patent: 5414693 (1995-05-01), Ma et al.
patent: 5418176 (1995-05-01), Yang et al.
patent: 5418743 (1995-05-01), Tomioka et al.
patent: 5422844 (1995-06-01), Wolstenholme et al.
patent: 5424978 (1995-06-01), Wada et al.
patent: 5426605 (1995-06-01), Van Berkel et al.
patent: 5434825 (1995-07-01), Harari
patent: 5450341 (1995-09-01), Sawada et al.
patent: 5450354 (1995-09-01), Sawada et al.
patent: 5467308 (1995-11-01), Chang et al.
patent: 5477499 (1995-12-01), Van Buskirk et al.
patent: 5495440 (1996-02-01), Asakura
patent: 5496753 (1996-03-01), Sakurai et al.
patent: 5521870 (1996-05-01), Ishikawa
patent: 5523251 (1996-06-01), Hong
patent: 5553018 (1996-09-01), Wang et al.
patent: 5563823 (1996-10-01), Yiu et al.
patent: 5583808 (1996-12-01), Brahmbhatt
patent: 5599727 (1997-02-01), Hakozaki et al.
patent: 5623438 (1997-04-01), Guritz et al.
patent: 5654568 (1997-08-01), Nakao
patent: 5656513 (1997-08-01), Wang et al.
patent: 5661060 (1997-08-01), Gill et al.
patent: 5683925 (1997-11-01), Irani et al.
patent: 5712814 (1998-01-01), Fratin et al.
patent: 5726946 (1998-03-01), Yamagata et al.
patent: 5751037 (1998-05-01), Aozasa et al.
patent: 5754475 (1998-05-01), Bill et al.
patent: 5777919 (1998-07-01), Chi-Yung et a
Eitan Boaz
Maayan Eduardo
Eitan, Pearl, Latser & Cohen Zedek, LLP.
Lebentritt Michael S.
Nguyen Hien
Saifun Semiconductors Ltd.
LandOfFree
Method for reducing voltage drops in symmetric array... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for reducing voltage drops in symmetric array..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for reducing voltage drops in symmetric array... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3139128