Electrical connectors – Preformed panel circuit arrangement – e.g. – pcb – icm – dip,... – With mating connector which receives panel circuit edge
Patent
1997-04-10
1999-02-02
Bradley, P. Austin
Electrical connectors
Preformed panel circuit arrangement, e.g., pcb, icm, dip,...
With mating connector which receives panel circuit edge
439951, H01R 909
Patent
active
058656316
ABSTRACT:
An edge connector for a circuit board having a top layer and at least one layer underlying the top layer to form a composite structure. The edge connector comprises a first set of metallic tabs formed on the top layer in a row spaced from an edge of the top layer, with each of the first set of metallic tabs having a plating spoke associated therewith formed in the one layer underlying the top layer. A second set of metallic tabs is formed on the top layer in a row adjacent the edge. A metallic tab of the first set is positioned between a pair of metallic tabs in the second set, however, the surface area of the top layer between each pair of metallic tabs in the second set is substantially free of a plating spoke.
REFERENCES:
patent: 4821007 (1989-04-01), Fields et al.
patent: 5383095 (1995-01-01), Korsunsky et al.
patent: 5510580 (1996-04-01), Shirai et al.
patent: 5590465 (1997-01-01), Santo
Berto Daniel James
Coe Jimmy Melvin
Lawrence, Jr. Lloyd Archibald Barrington
Lee Todd Allen
Bradley P. Austin
International Business Machines - Corporation
Judson David H.
LaBaw Jeffrey S.
Patel T C
LandOfFree
Method for reducing shorts on a printed circuit board edge conne does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for reducing shorts on a printed circuit board edge conne, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for reducing shorts on a printed circuit board edge conne will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1111436