Method for reducing processor interrupt processing time by trans

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

395383, 395842, G06F 946

Patent

active

059077123

ABSTRACT:
A method and apparatus are provided for reducing processor interrupt processing time in a data processing system. The data processing system includes a system processor, a system memory and an adapter coupled to the system processor and the system memory. The adapter checks for an interrupt condition. Responsive to identifying an interrupt condition, the adapter transfers predetermined interrupt status information to the system memory. Then the adapter raises an interrupt to the system processor. The adapter uses a direct memory access (DMA) descriptor or a source address and a destination address to move the predetermined interrupt status information to the system memory.

REFERENCES:
patent: 4709324 (1987-11-01), Kloker
patent: 5261107 (1993-11-01), Klim et al.
patent: 5301277 (1994-04-01), Kanai
patent: 5446869 (1995-08-01), Padgett et al.
patent: 5473763 (1995-12-01), Stewart et al.
patent: 5495615 (1996-02-01), Nizar et al.
patent: 5530891 (1996-06-01), Gephardt
patent: 5548730 (1996-08-01), Young et al.
patent: 5553293 (1996-09-01), Andrews et al.
patent: 5555420 (1996-09-01), Sarangdhar et al.
patent: 5555430 (1996-09-01), Gephardt et al.
patent: 5613153 (1997-03-01), Arimilli et al.
patent: 5671365 (1997-09-01), Binford et al.
patent: 5708813 (1998-01-01), Cho et al.
patent: 5724609 (1998-03-01), Hatae et al.
patent: 5740449 (1998-04-01), Densham et al.
patent: 5774745 (1998-06-01), Ecclesinie
IBM Technical Disclosure Bulletin, vol. 35, No. 4A, Sep. 1992, pp. 451-454, entitled "Milli-Code" by R. J. Bullions et al.
IBM Technical Disclosure Bulletin, vol. 24, No. 5, Oct. 1981, pp. 2303-2306, entitled "Programmable, Expandable Interrupt Controller" by J. M. Higdon et al.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Method for reducing processor interrupt processing time by trans does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method for reducing processor interrupt processing time by trans, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for reducing processor interrupt processing time by trans will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-407981

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.