Method for reducing errors in a digitizer

Details Method for reducing errors in a digitizer Method for reducing errors in a digitizer

1992-08-10

1994-12-13

Chin, Stephen

Telegraphy

Systems

Position coordinate determination for writing

178 19, G08C 2100

Patent

active

053731174

ABSTRACT:
A method for reducing errors in electrographic digitizer systems where the horizontal and vertical coordinates are quantized at various time intervals. The method minimizes the time skew generated during quantizations and doubles the quantized coordinate pair output rate by utilizing a time-weighted linear interpolation.

REFERENCES:
patent: 3567859 (1971-03-01), Ellis et al.
patent: 3624293 (1971-11-01), Baxter
patent: 3798370 (1974-03-01), Hurst
patent: 4255617 (1981-03-01), Carau, Sr. et al.
patent: 4564079 (1986-01-01), Moore et al.
patent: 4686331 (1987-08-01), Burgess
patent: 4728944 (1988-03-01), Tamaru et al.
patent: 4734685 (1988-03-01), Watanabe
patent: 4809195 (1989-02-01), Bechet
patent: 4853493 (1989-08-01), Schlosser et al.
patent: 4886943 (1989-12-01), Suzuki et al.
patent: 4931965 (1990-06-01), Kaneko et al.
patent: 5005205 (1991-04-01), Ellozy et al.
patent: 5040222 (1991-08-01), Muroya
patent: 5229551 (1993-07-01), McDermott et al.

Affiliated with

Also associated with

Rating

Method for reducing errors in a digitizer does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method for reducing errors in a digitizer, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for reducing errors in a digitizer will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1194468