Miscellaneous active electrical nonlinear devices – circuits – and – Signal converting – shaping – or generating – Clock or pulse waveform generating
Reexamination Certificate
2006-06-06
2006-06-06
Le, Dinh T. (Department: 2816)
Miscellaneous active electrical nonlinear devices, circuits, and
Signal converting, shaping, or generating
Clock or pulse waveform generating
C327S296000, C327S065000
Reexamination Certificate
active
07057437
ABSTRACT:
A method of reducing electromagnetic interference in a clock generating circuit includes providing a first clock signal pair consisting of a first positive clock and a first negative clock, the first positive clock being substantially 180 degrees out of phase with the first negative clock. The method also includes providing a second clock signal pair consisting of a second positive clock and a second negative clock, the second positive clock being substantially 180 degrees out of phase with the second negative clock. The first positive clock is 180 degrees out of phase with the second positive clock and the first negative clock is 180 degrees out of phase with the second negative clock.
REFERENCES:
patent: 6885227 (2005-04-01), Agrawal et al.
patent: 6888444 (2005-05-01), Yamauchi
National Semiconductor Corp. , RSDS Interface Specification, Revision 0.95, May 2001, p. 1-8.
RSDS Flat Panel Display Design Guidelines Part 1, National Semiconductor Application Note 1234, Craig Zajac, May 2002, p. 1-8.
AU Optronics Corp.
Hsu Winston
Le Dinh T.
LandOfFree
Method for reducing electromagnetic interference in a clock... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for reducing electromagnetic interference in a clock..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for reducing electromagnetic interference in a clock... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3682495