Method for reducing DC offset error for single ended and...

Details Method for reducing DC offset error for single ended and... Method for reducing DC offset error for single ended and...

2008-05-27

2008-05-27

Fan, Chieh M. (Department: 2611)

Pulse or digital communications

Receivers

Automatic baseline or threshold adjustment

C330S136000, C330S279000

Reexamination Certificate

active

07379511

ABSTRACT:
A feedback signal generated as a function of a peak amplitude detected in an input signal provides bias to reduce DC offset. A peak in the input signal is compared with a selected signal level to align an output signal relative to a reference signal level. The output signal is generated by comparing the reference signal level and the biased input signal. Single ended signals are compared with a reference level and differential input signals are compared with each other to reduce jitter.

REFERENCES:
patent: 4462098 (1984-07-01), D'Avello et al.
patent: 4550342 (1985-10-01), Buchanan et al.
patent: 4641324 (1987-02-01), Karsh et al.
patent: 4926442 (1990-05-01), Bukowski et al.
patent: 5491434 (1996-02-01), Harnishfeger et al.
patent: 6211716 (2001-04-01), Nguyen et al.
patent: 6784740 (2004-08-01), Tabatabaei
patent: 2003/0128558 (2003-07-01), Takahashi et al.
patent: 2004/0190650 (2004-09-01), Khorram et al.

Affiliated with

Also associated with

Rating

Method for reducing DC offset error for single ended and... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method for reducing DC offset error for single ended and..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for reducing DC offset error for single ended and... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2779338