Semiconductor device manufacturing: process – Making device or circuit emissive of nonelectrical signal – Groove formation
Reexamination Certificate
2005-08-30
2008-10-07
Pham, Thanh V (Department: 2823)
Semiconductor device manufacturing: process
Making device or circuit emissive of nonelectrical signal
Groove formation
C438S042000, C438S694000, C438S696000, C438S699000, C438S703000, C438S738000, C438S758000, C438S759000, C438S761000, C438S763000, C257SE21205, C257SE21223, C257SE21626, C257SE21640
Reexamination Certificate
active
07432120
ABSTRACT:
Method for manufacturing a hosting structure of nanometric elements comprising the steps of depositing on an upper surface of a substrate, of a first material, a block-seed having at least one side wall. Depositing on at least one portion of sad surface and on the block-seed a first layer, of predetermined thickness of a second material, and subsequently selectively and anisotropically etching it to form a spacer-seed adjacent to the side wall. The cycle of deposition and selective etching steps of a predetermined material are repeated n times (n≧2), with at least one spacer formed in each cycle. This predetermined material is different for each pair of consecutive depositions. The above n steps provides at least one multilayer body. Further selective etching removes every other spacers to provide a plurality of nanometric hosting seats, which forms contact terminals for a plurality of molecular transistors hosted in said hosting seats.
REFERENCES:
patent: 5262336 (1993-11-01), Pike et al.
patent: 5272114 (1993-12-01), van Berkum et al.
patent: 5500869 (1996-03-01), Yoshida et al.
patent: 5520244 (1996-05-01), Mundinger et al.
patent: 6365059 (2002-04-01), Pechenik
patent: 7142772 (2006-11-01), Blauvelt et al.
patent: 2002/0043690 (2002-04-01), Doyle et al.
patent: 2003/0059983 (2003-03-01), Ota et al.
patent: 2003/0104700 (2003-06-01), Fleming et al.
patent: 2004/0146863 (2004-07-01), Pisharody et al.
patent: 2005/0249473 (2005-11-01), Page et al.
patent: 2006/0051919 (2006-03-01), Mascolo et al.
patent: 2006/0113587 (2006-06-01), Thies et al.
patent: 2007/0051994 (2007-03-01), Song et al.
patent: 101 23 364 (2002-11-01), None
patent: 102 47 679 (2004-04-01), None
patent: 0 313 493 (1989-04-01), None
patent: 1 278 234 (2003-01-01), None
patent: WO 99/04440 (1999-01-01), None
patent: WO 02/035580 (2002-05-01), None
patent: WO 02/37571 (2002-05-01), None
patent: WO 03/005369 (2003-01-01), None
Cerofolini Gianfranco
Mascolo Danilo
Rizzotto Gianguido
Han Hai
Jorgenson Lisa K.
Pham Thanh V
Seed IP Law Group PLLC
STMicroelectronics S.r.l.
LandOfFree
Method for realizing a hosting structure of nanometric elements does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for realizing a hosting structure of nanometric elements, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for realizing a hosting structure of nanometric elements will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4019795