Semiconductor device manufacturing: process – Making device array and selectively interconnecting
Reexamination Certificate
2002-10-09
2004-12-28
Zarneke, David (Department: 2829)
Semiconductor device manufacturing: process
Making device array and selectively interconnecting
C438S129000
Reexamination Certificate
active
06835605
ABSTRACT:
FIELD OF THE INVENTION
This invention generally relates to wafer electrical testing methods and more particularly to an improved method for providing rerouting electric signal connection pathways to provide for an improved signal rerouting methodology during wafer electrical testing (WET).
BACKGROUND OF THE INVENTION
Since the introduction of semiconductor devices, the size of semiconductor devices has been continuously shrinking, resulting in smaller semiconductor chip size and increased device density. One of the limiting factors in the continuing evolution toward smaller device size and higher density has been the increased difficulty of forming high aspect ratio electrical interconnects with sufficient electrical reliability. Wafer inspection and testing methods are typically performed following the formation of various levels in a multi-level device, however many electrical connection defects are frequently missed or are not exhibited until final wafer electrical testing (WET) which is performed to check the electrical functionality of the semiconductor device as a whole as formed on individual wafer die prior to sawing or dicing the wafer into individual die.
For example, in a multi-level semiconductor device there are frequently formed metallization layers that include relatively wide metal areas, for example greater than about 1 micron which are connected to other metallization layers, either overlying or underlying through relatively narrow metal filled holes, also referred to as vias. Frequently, several vias will connect one or more metal interconnect lines in one metallization level to an overlying metallization level including a relatively wide metal area through several vias. The electrical continuity of the various metal interconnects, particularly through the vias is critical to proper functionality of a device.
Copper and copper alloys are increasingly becoming the metallization metal of choice as it has improved electrical resistivity and resistance to electrical migration compared to aluminum, a previously widely used metallization metal. The use of copper, however, has presented several technical manufacturing problems that must be overcome for successful implementation of the technology. For example, copper cannot be successfully etched to form metal lines since it does not form volatile components with known etching chemistries. As a result, copper lines must be formed as metal inlaid structures, also referred to a damascenes or dual damascenes where an anisotropically etched opening is formed in a dielectric insulating layer followed by filling the opening with copper and planarizing the wafer process surface by a chemical mechanical polishing step.
The copper is increasingly deposited according to an electro-chemical deposition process after depositing a copper seed layer according to a PVD or CVD process to provide an electrode surface for copper deposition. In addition, a barrier/adhesion layer is typically deposited to line the anisotropically etched opening prior to copper deposition to prevent the diffusion of copper through silicon oxide based dielectric insulating layers. Following copper deposition, a chemical mechanical polish (CMP) process is performed to remove excess copper and planarize the process surface in preparation for the formation of overlying layers.
Several problems with copper semiconductor processing technology may act to cause open electrical signal pathways to occur, particularly in relatively narrow vias that electrically connect metallization layers. For example, with respect to relatively wide metal areas, for example greater than about 1 micron, CMP processes tend to preferentially cause dishing of the copper area where it is slightly depressed with respect to the plane of a surrounding oxide area. As a result, subsequent formation of an overlying via may result in an open electrical signal pathway. Other problems affecting via interconnections are believed to be related to galvanic erosion effects during the CMP process where a partially exposed barrier/adhesion barrier layer at the process surface forms in the presence of copper a galvanic cell leading to preferential erosion of the copper area with the similar result that a via formed overlying the eroded or depressed area may result in an open electrical signal pathway. Yet another phenomenon believed to cause electrically open pathways is related to exposing the copper to high temperatures during subsequent processing steps which may lead to the formation of copper protrusions at copper surface areas underlying via formation, which through subsequent thermal expansion and contraction of the copper, may lead to a discontinuous electrical signal pathway to the overlying via.
For example, referring to
FIG. 1A
is shown the relationship of metallization layers in a multi-level (layer) semiconductor device showing only the metallization layer portions for simplicity. For example the multi-level device includes for example M
n
metallization layer
12
including relatively wide metal line
18
A electrically connected to a relatively narrow metal line
18
B. Metallization layer
14
e.g., overlying. metallization layer M
n
+1 includes metal lines e.g.
16
A,
16
B, and
16
C electrically connected to metal line
18
A through metal filled vias, for example copper vias,
17
A,
17
B, and
17
C, respectively. Referring to
FIG. 1B
is shown a view of a cross section indicated by line A through metal line
16
C shown in FIG.
1
A. Shown on the surface of metal line
18
A, for example copper metal line in metallization layer
12
, is humped portion
18
C underlying via
17
C, for example a copper filled via, the hump being attributed, for example, to a manufacturing process defect in forming copper line
18
A. The humped portion
18
C may lead to an electrically open signal pathway, for example following subsequent manufacturing processes causing thermal expansion and contraction.
According to the prior art, during WET testing, electrical signals are passed through the various electrical interconnects by means of an automated probe system which sequentially applies an electrical signal to various parts of the wafer surface in an effort to determine the electrical signal pathway integrity of the semiconductor device and provide for signal routing maps for subsequent wiring and packaging processes.
One problem according to the prior art is that there are a limited number of metal lines or electrical signal pathways within the device through which a signal may be passed, also referred to as routing resources. A problem with prior art WET methods is that frequently, in the event one or more via electrical connection pathways fail or open, is the limited ability to reroute an electrical signal due to limited routing resources.
For example, referring to
FIG. 1A
, in the event via connection
17
B fails due to an electrical open, rerouting of the electrical signal pathway through metal line
16
B to wide metal line
18
A would be impractical with the routing resources shown, requiring the use of other scarce routing sources not shown.
There is therefore a need in the semiconductor manufacturing art to develop an improved method for wafer electrical signal rerouting including wafer electrical testing such that routing resources are increased to provide for improved rerouting options for more improved electrical testing and operation of a semiconductor device.
It is therefore an object of the invention to provide an improved method for wafer electrical signal rerouting including wafer electrical testing such that routing resources are increased to provide for improved rerouting options for more improved electrical testing and operation of a semiconductor device while overcoming other shortcomings of the prior art.
SUMMARY OF THE INVENTION
To achieve the foregoing and other objects, and in accordance with the purposes of the present invention, as embodied and broadly described herein, the present invention provides a method for selectively providing and utilizing electrical pathway
Geyer Scott B.
Taiwan Semiconductor Manufacturing Co. Ltd
Tung & Associates
Zarneke David
LandOfFree
Method for providing and utilizing rerouting resources does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for providing and utilizing rerouting resources, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for providing and utilizing rerouting resources will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3281782