Semiconductor device manufacturing: process – Formation of electrically isolated lateral semiconductive... – Having substrate registration feature
Patent
1997-01-29
1999-06-08
Bowers, Charles
Semiconductor device manufacturing: process
Formation of electrically isolated lateral semiconductive...
Having substrate registration feature
H01L 2176
Patent
active
059111089
ABSTRACT:
A method for maintaining an alignment mark on a semiconductor substrate includes formation of an opening called a "protective window," that is sufficiently deep to ensure that an alignment mark formed at the bottom of the preventive window remains intact during planarization, e.g. by chemical mechanical polishing. Prior to planarization, the protective window has a height that is larger than a predetermined distance known to be sufficient to protect the alignment mark. The protective window is created by etching away one or more layers, such as a layer of metal and a layer of polysilicon simultaneously with etching steps normally required to create patterns for electronic devices on the substrate. Such creation of a protective window prior to planarization eliminates the need for masking and etching steps conventionally used after planarization to recover an alignment mark.
REFERENCES:
patent: 5100834 (1992-03-01), Mukai
patent: 5401691 (1995-03-01), Caldwell
patent: 5640056 (1997-06-01), Caldwell
patent: 5705320 (1998-01-01), Hsu et al.
Bowers Charles
Integrated Device Technology Inc.
Thompson Craig
LandOfFree
Method for protecting an alignment mark on a semiconductor subst does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for protecting an alignment mark on a semiconductor subst, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for protecting an alignment mark on a semiconductor subst will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1688656