Method for programming multi-level cell

Details Method for programming multi-level cell Method for programming multi-level cell

2006-12-05

2006-12-05

Mai, Son L. (Department: 2827)

Static information storage and retrieval

Floating gate

Particular biasing

C365S185030

Reexamination Certificate

active

07145809

ABSTRACT:
A method for programming a multi-level cell (MLC) is disclosed. First, a memory cell with a first storage position and a second storage position is provided. An erasing step is performed to increase the threshold voltages of the storage positions. Then, a judging step is preformed to compare the first programming state and the second programming state, which are going to be programmed for the first storage position and the second storage position, to select a proper programming step.

REFERENCES:
patent: 6219276 (2001-04-01), Parker
patent: 6292394 (2001-09-01), Cohen et al.
patent: 2001/0004325 (2001-06-01), Choi
patent: 2005/0286312 (2005-12-01), Wu et al.
patent: 2006/0140000 (2006-06-01), Liao et al.
patent: 2006/0146603 (2006-07-01), Kuo et al.
patent: 2006/0146613 (2006-07-01), Lee et al.
“Phines: A Novel Low Power Program/Erase, Small Pitch, 2-Bit per Cell Flash Memory” By Author C.C. Yeh et al. / 2002 IEEE / p. 931-934.

Affiliated with

Also associated with

Rating

Method for programming multi-level cell does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method for programming multi-level cell, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for programming multi-level cell will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3715738