Computer-aided design and analysis of circuits and semiconductor – Integrated circuit design processing – Physical design processing
Reexamination Certificate
2011-08-16
2011-08-16
Chiang, Jack (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Integrated circuit design processing
Physical design processing
C716S117000
Reexamination Certificate
active
08001509
ABSTRACT:
A user logic design for a mask-programmable logic device (“MPLD”) may be designed on a comparable or compatible user-programmable logic device (“UPLD”) and migrated to the MPLD, or may be designed directly on an MPLD. If the design is designed on a UPLD, the constraints of the target MPLD—i.e., differences between the devices—are taken into account so that the migration will be successful. If the design is designed directly on an MPLD, constraints of a comparable compatible UPLD are taken into account if the user indicates that the design will be migrated to the UPLD for testing. This means that when a logic design is intended to be migrated back-and-forth between a UPLD and an MPLD, only the intersection of features can be used. To facilitate migration, fixed mappings between pairs of devices may be created.
REFERENCES:
patent: 5068603 (1991-11-01), Mahoney
patent: 5212652 (1993-05-01), Agrawal et al.
patent: 5526278 (1996-06-01), Powell
patent: 5550839 (1996-08-01), Buch et al.
patent: 5717928 (1998-02-01), Campmas et al.
patent: 5815405 (1998-09-01), Baxter
patent: 5825202 (1998-10-01), Tavana et al.
patent: 5874834 (1999-02-01), New
patent: 5943488 (1999-08-01), Raza
patent: 5946478 (1999-08-01), Lawman
patent: 6091262 (2000-07-01), New
patent: 6094065 (2000-07-01), Tavana et al.
patent: 6177844 (2001-01-01), Sung et al.
patent: 6242945 (2001-06-01), New
patent: 6311316 (2001-10-01), Huggins et al.
patent: 6486702 (2002-11-01), Ngai et al.
patent: 6490707 (2002-12-01), Baxter
patent: 6492833 (2002-12-01), Asson et al.
patent: 6515509 (2003-02-01), Baxter
patent: 6526563 (2003-02-01), Baxter
patent: 6769109 (2004-07-01), Osan et al.
patent: 6872601 (2005-03-01), Baxter
patent: 6938236 (2005-08-01), Park et al.
patent: 6988258 (2006-01-01), Tan et al.
patent: 7210115 (2007-04-01), Rahim et al.
patent: 2003/0163798 (2003-08-01), Hwang et al.
patent: 2002-312411 (2002-10-01), None
Mehendale, M., “A System for Behavior Extraction from FPGA Implementations of Synchronous Designs ”IEEE Proceedings, The Fifth International Conference on VLSI Design, Jan. 4-7, 1992, pp. 320-321.
Xilinx,HardWire Data Book, “XC3300 Family HardWire Logic Cell Arrays,” Preliminary Product Specification, 1991.
Xilinx,HardWire Data Book, pp. 1-1 through 2-28, 1994.
Altera Corporation, “Altera's HardCopy™—The Right Product at the Right Time” (Oct. 9, 2001) (retrieved from web.archive.org on Jul. 2, 2009).
Dettmar Chris
Hall Andrew
Kong Larry
Nixon Gregor
Park Jonathan
Altera Corporation
Chiang Jack
Ingerman Jeffrey H.
Ropes & Gray LLP
Tat Binh C
LandOfFree
Method for programming a mask-programmable logic device and... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for programming a mask-programmable logic device and..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for programming a mask-programmable logic device and... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2713818