Static information storage and retrieval – Floating gate – Particular biasing
Reexamination Certificate
2007-04-03
2007-04-03
Tran, Michael (Department: 2827)
Static information storage and retrieval
Floating gate
Particular biasing
C365S185180
Reexamination Certificate
active
11026708
ABSTRACT:
A raised-Vs Channel Initialed Secondary Electron Injection is disclosed to program a charge-trapping nonvolatile memory cell. The source of the charge-trapping nonvolatile memory cell is applied with a positive source voltage, and the drain of the charge-trapping nonvolatile memory cell is applied with a positive drain voltage, wherein the positive drain voltage is greater than the positive source voltage. The substrate of the charge-trapping nonvolatile memory cell is grounded. A positive gate voltage is applied to the polysilicon gate of the charge-trapping nonvolatile memory cell.
REFERENCES:
patent: 5598369 (1997-01-01), Chen et al.
patent: 5838617 (1998-11-01), Bude et al.
patent: 6934190 (2005-08-01), Liu et al.
patent: 6972997 (2005-12-01), Ishimaru et al.
patent: 2004/0047186 (2004-03-01), Tsai et al.
patent: 2004/0130951 (2004-07-01), Forbes
patent: 2005/0180210 (2005-08-01), Harari et al.
patent: 2006/0050553 (2006-03-01), Yeh
Hsieh Kuang Yeu
Lue Hang-Ting
Macronix International Company, Ltd.
Martine & Penilla & Gencarella LLP
Tran Michael
LandOfFree
Method for programming a charge-trapping nonvolatile memory... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for programming a charge-trapping nonvolatile memory..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for programming a charge-trapping nonvolatile memory... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3748225