Metal working – Method of mechanical manufacture – Electrical device making
Reexamination Certificate
2006-08-22
2006-08-22
Vo, Peter (Department: 3729)
Metal working
Method of mechanical manufacture
Electrical device making
C029S840000, C029S852000, C029S830000, C029S831000, C205S118000, C205S125000, C216S018000, C427S097700, C427S117000, C438S618000, C438S622000, C438S754000
Reexamination Certificate
active
07093356
ABSTRACT:
A wiring substrate with bumps protruding from a surface of the substrate covers one side of a metallic base with an electrical insulating film thereon, having open holes exposing the base, etching the base through the open holes to form concavities in the base, electroplating the interior faces of the concavities to form a barrier metal film thereon filling the concavities with a bump material by electroplating, and forming a barrler layer on the bump material in each concavity. A stack of wiring patterns is formed on the insulating film, adjacent wiring patterns being separated by a respective intervening insulating layer and being electrically connected to each other through vias in the intervening insulating layer, and to the bump material filled in the concavities. Thereafter, the base and barrier metal film are removed.
REFERENCES:
patent: 4125441 (1978-11-01), Dugan
patent: 5072520 (1991-12-01), Nelson
patent: 5245751 (1993-09-01), Locke et al.
patent: 5326412 (1994-07-01), Schreiber et al.
patent: 5738530 (1998-04-01), Schreiber et al.
patent: 5762845 (1998-06-01), Crumly
patent: 5855063 (1999-01-01), Schreiber et al.
patent: 6166333 (2000-12-01), Crumly et al.
patent: 6418615 (2002-07-01), Rokugawa et al.
patent: 6460247 (2002-10-01), Gregoire
patent: 6524892 (2003-02-01), Kishimoto et al.
patent: 6662442 (2003-12-01), Matsui et al.
patent: 6664129 (2003-12-01), Siniaguine
patent: 6687985 (2004-02-01), Sakamoto et al.
patent: 6713376 (2004-03-01), Sugihara
patent: 6782610 (2004-08-01), Iijima et al.
patent: 2002/0001937 (2002-01-01), Kikuchi et al.
patent: 2003/0080409 (2003-05-01), Nakamura et al.
Abe Miwa
Chino Takeshi
Imafuji Kei
Kodaira Tadashi
Nakamura Jyunichi
Cazan Livius Radu
Shinko Electric Industries Co. Ltd.
Staas & Halsey , LLP
Vo Peter
LandOfFree
Method for producing wiring substrate does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for producing wiring substrate, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for producing wiring substrate will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3684154