Semiconductor device manufacturing: process – Packaging or treatment of packaged semiconductor – Insulative housing or support
Reexamination Certificate
2007-05-01
2007-05-01
Fourson, George (Department: 2823)
Semiconductor device manufacturing: process
Packaging or treatment of packaged semiconductor
Insulative housing or support
C438S127000, C438S110000, C438S612000, C257S777000, C257S737000, C257SE21614
Reexamination Certificate
active
10952383
ABSTRACT:
A method for producing a multi-chip module having application of at least one contact elevation onto a substrate, application and patterning of a rewiring device onto the substrate and the at least one contact elevation with provision of a contact device on the at least one contact elevation, application of a semiconductor chip onto the substrate with electrical contact-connection of the rewiring device; application of an encapsulating device that is not electrically conductive onto the semiconductor chip, the substrate, the rewiring device and the at least one contact elevation, the contact device on the at least one contact elevation at least touching a first surface of the encapsulating device; and repetition at least once of at least the first two steps, the first surface of the encapsulating device serving as a substrate and the correspondingly produced rewiring device making electrical contact with the contact device of the at least one contact elevation of the underlying plane.
REFERENCES:
patent: 5783870 (1998-07-01), Mostafazadeh et al.
patent: 5874782 (1999-02-01), Palagonia
patent: 5986334 (1999-11-01), Lee
patent: 6172423 (2001-01-01), Lee
patent: 6239496 (2001-05-01), Asada
patent: 6426549 (2002-07-01), Isaak
patent: 6522022 (2003-02-01), Murayama
patent: 6545228 (2003-04-01), Hashimoto
patent: 6624457 (2003-09-01), Li et al.
patent: 6740546 (2004-05-01), Corisis et al.
patent: 6803663 (2004-10-01), Hashimoto
patent: 6956283 (2005-10-01), Peterson
patent: 2001/0008309 (2001-07-01), Iijima et al.
patent: 2001/0019170 (2001-09-01), Lin
patent: 2002/0140073 (2002-10-01), Pai
patent: 2002/0149098 (2002-10-01), Seyama
patent: 2002/0152610 (2002-10-01), Nishiyama et al.
patent: 2003/0102547 (2003-06-01), Higashi et al.
patent: 2003/0112610 (2003-06-01), Frankowsky et al.
patent: 102 34 208 (2003-02-01), None
patent: 101 53 609 (2003-05-01), None
patent: 102 02 881 (2003-08-01), None
patent: 102 09 922 (2003-10-01), None
Ghandhi, S. K., VLSI Fabrication Principles: Silicon and Gallium Arsenide, pp. 639-642, 1994, Wiley-Interscience Publication.
Hedler Harry
Irsigler Roland
Fourson George
Morrison & Foerster / LLP
Parker John M.
LandOfFree
Method for producing a multichip module and multichip module does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for producing a multichip module and multichip module, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for producing a multichip module and multichip module will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3758081