Computer-aided design and analysis of circuits and semiconductor – Design of semiconductor mask or reticle – Analysis and verification
Reexamination Certificate
2008-10-30
2011-10-18
Chiang, Jack (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Design of semiconductor mask or reticle
Analysis and verification
C716S054000, C716S055000
Reexamination Certificate
active
08042068
ABSTRACT:
A method for processing optical proximity correction includes preparing a chemical mechanical polishing (CMP) map; extracting calibration data depending on a focus degree with the CMP map; and correcting optical proximity with the calibration data.
REFERENCES:
patent: 6893800 (2005-05-01), Jessen et al.
patent: 7135344 (2006-11-01), Nehmadi et al.
patent: 2003/0229880 (2003-12-01), White et al.
patent: 2007/0143234 (2007-06-01), Huang et al.
patent: 2007/0157139 (2007-07-01), White et al.
patent: 2008/0141211 (2008-06-01), Bruce et al.
patent: 2008/0178141 (2008-07-01), Sato
patent: 2008/0216027 (2008-09-01), White et al.
patent: 2008/0222587 (2008-09-01), Smayling et al.
patent: 2009/0278569 (2009-11-01), Taoka et al.
patent: 2002-333701 (2002-11-01), None
patent: 2003-151891 (2003-05-01), None
patent: 10-2004-0026631 (2004-03-01), None
Notice of Rejection for Korean Patent Application No. 10-2008-0023550, dated Mar. 5, 2009.
Chiang Jack
Dimyan Magid
Hynix / Semiconductor Inc.
LandOfFree
Method for processing optical proximity correction does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for processing optical proximity correction, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for processing optical proximity correction will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4274547