Electrical computers and digital processing systems: processing – Processing architecture – Superscalar
Patent
1995-05-30
2000-02-22
Donaghue, Larry D.
Electrical computers and digital processing systems: processing
Processing architecture
Superscalar
712207, 712215, 712213, G06F 1516, G06F 1300, G06F 938
Patent
active
060292407
ABSTRACT:
A digital computer system capable of processing two or more computer instructions in parallel and having a cache storage unit for temporarily storing machine-level computer instructions in their journey from a higher-level storage unit of the computer system to the functional units which process the instructions. The computer system includes an instruction compounding unit located intermediate to the higher-level storage unit and the cache storage unit for analyzing the instructions and generating for to each instruction a compounding information which indicates whether or not that instruction may be processed in parallel with one or more neighboring instructions in the instruction stream. These tagged instructions are then stored in the cache unit with the compounding information. The computer system further includes a plurality of functional instruction processing units which operate in parallel with one another. The instructions supplied to these functional units are obtained from the cache storage unit. At instruction issue time, the compounding information for the instructions is examined and those instructions indicated for parallel processing are sent to different ones of the functional units in accordance with the codings of their operation code fields.
REFERENCES:
patent: 4437149 (1984-03-01), Pomerene et al.
patent: 4476525 (1984-10-01), Ishii
patent: 4928226 (1990-05-01), Kamada et al.
patent: 5027270 (1991-06-01), Riordan et al.
patent: 5075844 (1991-12-01), Jardine et al.
Blaner Bartholomew
Vassiliadis Stamatis
Augspurger Lynn L.
Donaghue Larry D.
International Business Machines - Corporation
LandOfFree
Method for processing instructions for parallel execution includ does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for processing instructions for parallel execution includ, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for processing instructions for parallel execution includ will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-529796