Data processing: structural design – modeling – simulation – and em – Simulating electronic device or electrical system – Circuit simulation
Reexamination Certificate
2008-12-11
2011-12-27
Frejd, Russell (Department: 2128)
Data processing: structural design, modeling, simulation, and em
Simulating electronic device or electrical system
Circuit simulation
C716S113000, C716S115000
Reexamination Certificate
active
08086435
ABSTRACT:
A method for the prediction of simultaneous switching output (SSO) noise that may be generated by one or more signal conduction paths within an electrical system. Electrical disturbance waveforms are first recorded for each signal conduction path that may be affected by the electrical disturbances. Next, principles of superposition are utilized to coherently combine each of the electrical disturbance waveforms in the time domain to generate the predicted SSO noise waveform that is imposed upon the affected signal conduction path. The electrical disturbance waveforms may be produced either by using bench measurements performed on an actual integrated circuit, by simulation, or by a combination of simulation and bench measurements.
REFERENCES:
patent: 6499131 (2002-12-01), Savithri et al.
patent: 6675365 (2004-01-01), Elzinga
patent: 7043670 (2006-05-01), Alani et al.
patent: 7139691 (2006-11-01), Duong
patent: 7412673 (2008-08-01), Duong
patent: 7428717 (2008-09-01), Duong
patent: 7733118 (2010-06-01), Hollis et al.
patent: 7788620 (2010-08-01), Xue et al.
patent: 7895555 (2011-02-01), West et al.
patent: 2004/0153850 (2004-08-01), Schoenborn et al.
Schmitt et al., Simultaneous Switching Noise Analysis for Full-Chip Power Integrity Sign-Off, IEEE 13th Topical Meeting on Electrical Performance of Electronic Packaging, 2004, pp. 107-110.
Nakamura et al., Handling of Mutual Inductance in Simulation of Simultaneous Switching Noise, Electronic Components and Technology Conference, 1994, pp. 663-668.
Andresen et al., Simultaneous Switch Noise Modeling for High Performance ASIC, 7th Annual IEEE International ASIC Conference and Exhibit, 1994, pp. 327-330.
Vaidyanath et al., Influence of Parameter Distribution on Simultaneous Noise (SSN) for CMOS Output Drivers, IEEE 3rd Topical Meeting on Electrical Perfomance and Electronic Packaging, 1994, pp. 33-38.
Stateye V.4 Product Home by Edotronik Gmbh & Co.KG, May 17, 2007, Service Release Statye V 4.2.3., 2 pages, website http://www.stateye.org/stateyev4.
Stateye V.4.2.3. Documentation, Document release date May 17, 2007, 94 pages, http://www.stateye.org/stateyev4/stateye—documentation.pdf.
Frejd Russell
King John J.
Wallace, Esq. Michael T.
Xilinx , Inc.
LandOfFree
Method for predicting simultaneous switching output (SSO) noise does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for predicting simultaneous switching output (SSO) noise, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for predicting simultaneous switching output (SSO) noise will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4255027