Method for planarization of a semiconductor device prior to meta

Details Method for planarization of a semiconductor device prior to meta Method for planarization of a semiconductor device prior to meta

1987-02-05

1989-01-03

Hearn, Brian F.

Fishing, trapping, and vermin destroying

148DIG11, 148DIG43, 148DIG133, 148DIG147, 357 54, 357 71, 437195, 437200, 437202, 437240, 437245, 437978, 437982, 156653, H01L 2190, H01L 2348, H01L 2946

Patent

active

047957220

ABSTRACT:
A method for planarizing a semiconductor slice prior to its metallization is disclosed. The semiconductor slice is processed so as to form the diffusions and underlying interconnection layers using well known techniques. After the deposition and patterning of the last interconnection layer prior to metallization, a layer of the platinum or another metal is deposited onto the slice. The slice is sintered to form a silicide film on those portions of the interconnection layers and diffusions which were directly exposed to the sputtered platinum. A layer of phosphorous-doped dielectric is then deposited, followed by a layer of undoped oxide. Photoresist or another conformal material is spun on to the slice, resulting in a planar top surface. The slice is exposed to a plasma etch which etches both the photoresist and the undoped oxide, resulting in a top surface of the undoped oxide which is substantially planar. Contact vias are etched through the undoped and doped oxides; the silicide film acts as an etch stop, allowing contacts of differing depths to be etched from the planar top surface of the undoped oxide without etching through any of the polysilicon layers to which contact is to be made. A metal such as tungsten is deposited onto the slice to fill the contact vias, and is planarized in the same fashion as was the undoped oxide. The metallization is then sputtered onto the planar surface presented by the planarized undoped oxide and the planarized tungsten, and is patterned and etched to form the desired interconnection pattern.

REFERENCES:
patent: 4063973 (1977-12-01), Kirita et al.
patent: 4107726 (1978-08-01), Schilling
patent: 4410622 (1983-10-01), Dalal et al.
patent: 4436582 (1984-03-01), Saxena
patent: 4523372 (1985-06-01), Balda et al.
patent: 4541168 (1985-09-01), Galie et al.
patent: 4541169 (1985-09-01), Bartush
patent: 4583106 (1986-04-01), Anantha et al.
patent: 4589928 (1986-05-01), Dalton et al.
patent: 4605470 (1986-08-01), Gwozdz et al.
patent: 4614021 (1986-09-01), Hulseweh
patent: 4654113 (1987-03-01), Tuchiya et al.
patent: 4662064 (1987-05-01), Hsu et al.
patent: 4670967 (1987-06-01), Hazuki
patent: 4674176 (1987-06-01), Tuckerman
patent: 4676867 (1987-06-01), Elkins et al.
Ghandhi, "VLSI Fabrication Principles", John Wiley & Sons, New York, NY, 1983, pp. 582-585 and 588-589.

Affiliated with

Also associated with

Rating

Method for planarization of a semiconductor device prior to meta does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method for planarization of a semiconductor device prior to meta, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for planarization of a semiconductor device prior to meta will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2168433