Method for placing logic functions and cells in a logic design u

Details Method for placing logic functions and cells in a logic design u Method for placing logic functions and cells in a logic design u

1995-03-31

1997-12-09

Teska, Kevin J.

Boots, shoes, and leggings

364489, 364491, G06F 1750

Patent

active

056966938

ABSTRACT:
A method used by a computer-aided design system for placing logic functions and cells in a floor plan of a very large scale integrated circuit chip. The structure of a set of selected logic functions and cells to be placed is compared to a set of selected logic functions and cells which have previously been placed in the floor plan. If the number of cells and the structure of the sets are analogous, the selected logic functions and cells to be placed are automatically assigned physical positions in the floor plan based on the physical position and structure of the selected logic functions and cells that have already been placed, and on an orientation mode. The orientation mode provides for the reflection of the placement of the selected logic functions and cells about the horizontal axis, the vertical axis, or both the horizontal and vertical axes. The size of the sets of selected logic functions and cells may be arbitrarily large, thereby providing advantages over simple manual placement of logic functions and cells in a floor plan.

REFERENCES:
patent: 4580228 (1986-04-01), Noto
patent: 4686629 (1987-08-01), Noto et al.
patent: 4815003 (1989-03-01), Putatunda et al.
patent: 4918614 (1990-04-01), Modarres et al.
patent: 5224056 (1993-06-01), Chene et al.
patent: 5237514 (1993-08-01), Curtin
patent: 5249133 (1993-09-01), Batra
patent: 5267176 (1993-11-01), Antreich et al.
patent: 5303161 (1994-04-01), Burns et al.
patent: 5311443 (1994-05-01), Crain et al.
patent: 5349536 (1994-09-01), Ashtaputre et al.
patent: 5363313 (1994-11-01), Lee
Carl Sechen, "VLSI Placement and Global Routing Using Simulated Annealing" Kluwer Academic Publishers, 1988, pp. 1-19.
R.E. Massara, Ed. "Design and Test Techniques for VLSI and WSI Circuits Peter Peregrinus", Ltd., 1989, pp. 14-27.

Affiliated with

Also associated with

Rating

Method for placing logic functions and cells in a logic design u does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method for placing logic functions and cells in a logic design u, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for placing logic functions and cells in a logic design u will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1612848