Method for placement of clock buffers in a clock distribution sy

Details Method for placement of clock buffers in a clock distribution sy Method for placement of clock buffers in a clock distribution sy

1996-04-15

1998-08-04

Heckler, Thomas M.

G06F 110

Patent

active

057908419

ABSTRACT:
A method for routing clock signals in an integrated circuit provides a hierarchical routing scheme in which the lowest level clock buffers are first placed row by row in preallocated locations and routed to the input pins of standard cells receiving the output clock signals of these clock buffers. Under the method, the number of clock buffers to be placed in each row is computed according to estimates of their load capacitances and expected wiring lengths within a window. The output buffers of the same clock signal are gridded or strapped together to minimize clock skew. A second level of clock buffers are then assigned to drive the lowest level buffers. The hierarchy can be extended to any number of higher levels, until clock signals are routed for the entire integrated circuit. The higher level clock signals can also be strapped or gridded to minimize clock skew.

REFERENCES:
patent: 5172330 (1992-12-01), Watanabe et al.
patent: 5467033 (1995-11-01), Yip et al.
patent: 5564022 (1996-10-01), Debnath et al.

Affiliated with

Also associated with

Rating

Method for placement of clock buffers in a clock distribution sy does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method for placement of clock buffers in a clock distribution sy, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for placement of clock buffers in a clock distribution sy will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1189276