Method for performing simulation using a hardware emulation syst

Details Method for performing simulation using a hardware emulation syst Method for performing simulation using a hardware emulation syst

1998-07-10

1999-12-14

Teska, Kevin J.

39550038, 39550036, G06F 1750

Patent

active

060028610

ABSTRACT:
A plurality of electronically reconfigurable gate array (ERCGA) logic chips are interconnected via a reconfigurable interconnect, and electronic representations of large digital networks are converted to take temporary actual operating hardware form on the interconnected chips. The reconfigurable interconnect permits the digital network realized on the interconnected chips to be changed at will, making the system well suited for a variety of purposes including simulation, prototyping, execution and computing. The reconfigurable interconnect may comprise a partial crossbar that is formed of ERCGA chips dedicated to interconnection functions, wherein each such interconnect ERCGA is connected to at least one, but not all of the pins of a plurality of the logic chips. Other reconfigurable interconnect topologies are also detailed.

REFERENCES:
patent: 4697241 (1987-12-01), Lavi
patent: 4751637 (1988-06-01), Catlin
patent: 4775950 (1988-10-01), Terada et al.

Affiliated with

Also associated with

Rating

Method for performing simulation using a hardware emulation syst does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method for performing simulation using a hardware emulation syst, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for performing simulation using a hardware emulation syst will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-871612