Method for performing floorplan timing analysis using multi-dime

Details Method for performing floorplan timing analysis using multi-dime Method for performing floorplan timing analysis using multi-dime

1996-10-25

1999-06-08

Teska, Kevin J.

Boots, shoes, and leggings

364489, 364488, G06H 1750

Patent

active

059108991

ABSTRACT:
A computer-implemented method for aiding in the design of an integrated circuit (IC) floorplan. The method comprises receiving a netlist, physical layout information, and timing constraints of the IC and performing timing analysis of the signal paths of the IC. The user selects the set of nets to by analyzed. The timing analysis comprises calculating net delays as a function of the length of the signal paths. The timing analysis further comprises calculating slack times by subtracting from the clock cycle time of the IC the sum of the driven at timing constraint, the needed by timing constraint, and the net delay. Paths which have a slack time greater than a slack failure value are passing nets and paths which have a slack time greater than a slack failure value are failing nets. The slack failure value is user-specifiable and defaults to zero. The method further comprises displaying in a spreadsheet the timing constraints, net delays, and slack times for each path selected, thus providing the designer with complex multi-dimensional feedback. The feedback for each path in the spreadsheet is accompanied by a hyperlink button, which the designer selects in order to graphically display the path on a graphical view of the floorplan. Thus the designer is enabled to relate the non-graphical timing information to a graphical display of the paths and apply his or her intuitive knowledge to make necessary changes to the floorplan. The timing information is further summarily displayed in a histogram, thus providing visual feedback regarding the timing quality of the floorplan. The method provides means for the designer to display failing paths, passing paths, all paths, and paths skipped in timing analysis due to the absence of timing constraints.

REFERENCES:
patent: 4970664 (1990-11-01), Kaiser et al.
patent: 5220512 (1993-06-01), Watkins et al.
patent: 5278769 (1994-01-01), Bair et al.
patent: 5381524 (1995-01-01), Lewis et al.
patent: 5383167 (1995-01-01), Weil
patent: 5402358 (1995-03-01), Smith et al.
patent: 5461576 (1995-10-01), Tsay et al.
patent: 5507029 (1996-04-01), Granato et al.
patent: 5521837 (1996-05-01), Frankle et al.
patent: 5530942 (1996-06-01), Tzou et al.
patent: 5541849 (1996-07-01), Rostoker et al.
patent: 5555201 (1996-09-01), Dangelo et al.
patent: 5576979 (1996-11-01), Lewis et al.
patent: 5610833 (1997-03-01), Chang et al.
patent: 5623418 (1997-04-01), Rostoker et al.
D. Sriram, "Knowledge-Based Approaches for Structural Design," Topics in Engineering vol. 1, 1987, 5 pages.
Jurgen Herrmann and Renate Beckmann, "Left--A System That Learns Rules About VLSI-Design From Structural Descriptions," Applied Artificial Intelligence, An International Journal, vol. 8, No. 1, 1994, 24 pages.
Vinod Narayananan, David LaPotin, Rajesh Gupta and Gopal Vijayan, "Pepper--A Timing Driven Early Floorplanner," pp. 230-235, 1995.

Affiliated with

Also associated with

Rating

Method for performing floorplan timing analysis using multi-dime does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method for performing floorplan timing analysis using multi-dime, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for performing floorplan timing analysis using multi-dime will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1686383