Radiant energy – Ionic separation or analysis – Static field-type ion path-bending selecting means
Reexamination Certificate
2000-05-03
2003-06-17
Lee, John R. (Department: 2881)
Radiant energy
Ionic separation or analysis
Static field-type ion path-bending selecting means
C250S492200, C250S492210, C250S398000, C250S309000, C438S618000, C438S620000, C438S768000, C257S700000, C257S701000, C257S706000
Reexamination Certificate
active
06580072
ABSTRACT:
FIELD OF THE INVENTION
The present invention relates to focused ion beam (FIB) methods used, for example, in failure analysis of Very Large Scale Integrated (VLSI) circuit devices. In particular, the present invention relates to methods and systems in which a FIB is used to mill copper conductors within integrated circuits.
BACKGROUND
A focused ion beam (FIB) system focuses ions into a beam and scans the beam across small areas of a sample. The beam interacts with the sample to produce secondary electrons that are then collected to produce an image of the sample. Raised areas on the sample produce more secondary ions than depressed areas, and this difference provides sufficient contrast to produce high-resolution images similar to that of a scanning electron microscope (SEM).
The ion beam typically employed by FIB systems uses Gallium ions. Gallium ions have sufficient energy (mass and speed) to mill sample surfaces. Thus, in addition to imaging, FIB systems can drill holes, cut metal lines, and connect metal lines (through metal deposition) in integrated circuits. These functions are often used in failure analysis. For example, drilling holes in an insulation layer can expose underlying features for test, and cutting and connecting metal lines can help to locate or confirm a failure. Such techniques can be performed in FIB systems that facilitate the identification of opens and shorts using voltage-contrast images. For a more detailed treatment of conventional FIB systems and voltage-contrast imaging, see U.S. Pat. No. 5,140,164, entitled “IC Modification With Focused Ion Beam System,” by Talbot et al., and U.S. Pat. No. 5,521,516, entitled “Semiconductor Integrated Circuit Fault Analyzing Apparatus and Method Therefor,” by Hanagama et al. Both of these patents are incorporated herein by reference.
Conventional FIB systems work well for milling aluminum conductors on integrated circuits. However, many in the semiconductor industry are pursuing new process technologies that employ copper metallization to produce superior circuits. Technologies that employ copper metallization would benefit from FIB imaging and milling in the same manner as technologies that employ aluminum metallization. Unfortunately, milling copper using conventional FIB systems has proved difficult.
Aluminum lines are typically formed on top of an insulating layer so that the top surface of the aluminum is above the top surface of the insulating layer. A passivation layer applied over the top of the aluminum and insulating layers to protect the aluminum follows the contours of the aluminum, resulting in raised areas over aluminum structures and valleys between them. This surface relief is easily identified using ion beam imaging and can therefore be used to locate lines of interest. In contrast, conventional copper metallization is formed within concavities (e.g., trenches) in an insulating layer. A subsequent planarization process, such as chemical-mechanical polishing, produces a flat surface in which the top surfaces of the copper and insulating layers are even. A passivation layer is then applied over the copper and insulating layers to protect the copper. The resulting structure is substantially flat, rendering it difficult or impossible to identify copper lines using ion-beam imaging.
The natural solution to the viewing problem is to remove the passivation layer over the copper lines. However, copper reacts strongly in the presence of gases used to enhance FIB etching during the milling process. Thus, the chemistry used to mill a very small feature attacks copper surfaces in the area surrounding the feature. For example, iodine used in gas-assisted etches attacks and destroys copper metallization in the immediate area of the milled feature. Further, severed copper lines can grow back together after FIB exposure. These and other problems associated with FIB milling of copper are noted in an article entitled “The Challenges of FIB Chip Repair and Debug Assistance in the 0.25 &mgr;m Copper Interconnect Millennium,” by S. B. Herschbein, et al. (1998), which is incorporated herein by reference. Copper lines severed using FIB also suffer from electrical “bridging” between segments and with adjacent circuit features. This undesirable bridging is possibly the result of copper atoms displaced by the ion beam remaining in and around the mill site.
FIB techniques must be adapted for use with copper metallization if FIB methodology is to retain its usefulness as copper replaces aluminum as the interconnect metallurgy of choice for high-performance integrated circuits.
SUMMARY
The present invention is directed to methods of adapting FIB techniques to copper metallization, and to structures that result from the application of such techniques. A method in accordance with the invention can be used to sever copper traces without damaging adjacent material or creating conductive bridges to adjacent traces.
Semiconductor devices that employ copper traces typically include a protective passivation layer that protects the copper. This passivation layer is removed to render the copper traces visible to an FIB operator. The copper surface is then oxidized, as by heating the device in air, to form a copper-oxide layer on the exposed copper. With the copper-oxide layer in place, an FIB is used to mill through the copper-oxide and copper layers of a selected copper trace to sever the trace. The copper-oxide layer protects copper surfaces away from the mill site from reactive chemicals used to enhance etching during the milling process. In one embodiment, a copper-oxide layer at least 40 nanometers thick affords adequate protection.
In one embodiment, copper traces reside in concavities in an underlying insulating layer. These conventional structures are formed using a planar process, such as chemical-mechanical polishing, before applying the passivation layer. When subjected to FIB techniques in accordance with the invention, copper traces disposed within the concavities are encapsulated by the insulating and copper-oxide layers prior to milling. The milling process then produces a trench that extends through the copper-oxide layer, the copper, and into the underlying insulating layer.
This summary does not purport to define the invention; the appended claims define the invention.
REFERENCES:
patent: 4900695 (1990-02-01), Takahashi et al.
patent: 4936968 (1990-06-01), Ohnishi et al.
patent: 5028780 (1991-07-01), Kaito et al.
patent: 5086015 (1992-02-01), Itoh et al.
patent: 5140164 (1992-08-01), Talbot et al.
patent: 5519658 (1996-05-01), Uda et al.
patent: 5583344 (1996-12-01), Mizumura et al.
patent: 5736002 (1998-04-01), Allen et al.
patent: 5824598 (1998-10-01), Yamaguchi et al.
patent: 5933704 (1999-08-01), Hwang et al.
patent: 6057223 (2000-05-01), Lanford et al.
patent: 6365502 (2002-04-01), Paranjpe et al.
Chang Jonathan Cheang-Whang
Wollard Brian J.
Behiel Arthur J.
Hashmi Zia R.
Lee John R.
Xilinx , Inc.
Young Edel M.
LandOfFree
Method for performing failure analysis on copper metallization does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for performing failure analysis on copper metallization, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for performing failure analysis on copper metallization will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3110337