Method for packaging a multi-chip module of a semiconductor...

Semiconductor device manufacturing: process – Packaging or treatment of packaged semiconductor

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C438S109000, C438S110000, C438S614000, C438S666000

Reexamination Certificate

active

07118938

ABSTRACT:
A method for packaging a multi-chip module includes the steps of: connecting connection terminals of a tape of an anisotropic conductive adhesive film, on which a circuit is patterned to bond pads of the chip by applying an adhesive on the tape, applying an adhesive on an upper surface of the chip, folding the tape and attaching the folded tape to the upper surface of the chip and forming a plurality of ball terminals on a lower surface of the tape, the ball terminals being electrically connected to the connection terminals of the tape. An individual chip scale package may be manufactured by repeating the above steps.

REFERENCES:
patent: 5492235 (1996-02-01), Crafts et al.
patent: 6300679 (2001-10-01), Mukerji et al.
patent: 6737300 (2004-05-01), Ding et al.
patent: 2002/0164838 (2002-11-01), Moon et al.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Method for packaging a multi-chip module of a semiconductor... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method for packaging a multi-chip module of a semiconductor..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for packaging a multi-chip module of a semiconductor... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-3662454

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.