Boots – shoes – and leggings
Patent
1987-03-11
1990-04-03
Zache, Raulfe B.
Boots, shoes, and leggings
3642281, 3642283, 364265, 364267, 3642674, 3642677, 3642683, 3642446, 379 10, 379269, 379279, G06F 1100, G06F 1516
Patent
active
049145720
ABSTRACT:
A method provides error protection in a multiprocessor central control unit of a switching system wherein a number of central processors (CP, IOC) as well as a central memory (CMY) are connected in parallel to a central bus system (B:CMY0/B:CMY1). The processors include dual highly-synchronous parallel driven processor units (PU) --apart from a possible tolerable positive timing slip--and integral error detection circuits (V), as well as an integral local memory (LMY), in the ROM-area of which test program sections are stored for testing the respective processors (CP, IOC). Upon the detection of an error by at least one of the error detection circuits (V) of a processor (for example CPx), in the respective processor (CPx), at least if the error is not immediately correctable, the error detection circuit (V in CPx) starts isolating the respective processor (CPx) from the bus system (B:CMY). The respective processor (CPx) starts the read-out of the test program sections, stored in its own local memory (LMY), for localizing and identifying the error source and/or the defect causing such errors.
REFERENCES:
patent: 3576541 (1971-04-01), Kwan
patent: 3768074 (1973-10-01), Sharp et al.
patent: 3814919 (1974-06-01), Repton et al.
patent: 3864670 (1975-02-01), Inoue et al.
patent: 3898621 (1975-08-01), Zelinski et al.
patent: 4371754 (1983-02-01), De et al.
patent: 4390953 (1983-06-01), Johnstone
patent: 4439826 (1984-03-01), Lawrence
patent: 4443849 (1984-04-01), Ohwada
patent: 4453210 (1984-06-01), Suzuki et al.
patent: 4751703 (1988-06-01), Picon et al.
IEEE Intl. Conf. on Comm., May, 1984, Beuscher et al.
Telecom Report, Mar./Apr. 1984, No. 2, Knapek et al.
GTE Journal, vol. 20, Mar./Apr. 1982, Bassett et al.
8th Annual Symposium on Comp. Architecture, May 1981, Geitz et al.
Bitzinger Rudolf
Engl Walter
Humml Siegfried
Schreier Klaus
Chan Emily Y.
Moran John F.
Siemens Aktiengesellschaft
Zache Raulfe B.
LandOfFree
Method for operating an error protected multiprocessor central c does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for operating an error protected multiprocessor central c, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for operating an error protected multiprocessor central c will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1362262