Static information storage and retrieval – Floating gate – Particular biasing
Reexamination Certificate
2006-12-05
2006-12-05
Zarabian, Amir (Department: 2827)
Static information storage and retrieval
Floating gate
Particular biasing
C365S185030, C365S185240
Reexamination Certificate
active
07145807
ABSTRACT:
A method is provided for operating an electrical writable and erasable memory cell, which has a channel region that can be operated in a first and a second direction, wherein information is stored as the difference of an effective parameter.
REFERENCES:
patent: 5768192 (1998-06-01), Eitan
patent: 6011725 (2000-01-01), Eitan
patent: 6215148 (2001-04-01), Eitan
patent: 6348711 (2002-02-01), Eitan
patent: 6477084 (2002-11-01), Eitan
patent: 6664588 (2003-12-01), Eitan
patent: WO 98/03977 (1998-01-01), None
patent: WO 99/60631 (1999-11-01), None
Eitan, B., “NROM: A Novel Localized Trapping, 2-Bit Nonvolatile Memory Cell,” IEEE Electron Device Letters, vol. 21, No. 11, Nov. 2000, pp. 543-545.
Deppe Joachim
Isler Mark
Ludwig Christoph
Mikalo Ricardo Pablo
Sachse Jens-Uwe
Infineon - Technologies AG
Slater & Matsil L.L.P.
Weinberg Michael
Zarabian Amir
LandOfFree
Method for operating an electrical writable and erasable... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for operating an electrical writable and erasable..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for operating an electrical writable and erasable... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3666504