Electrical transmission or interconnection systems – Switching systems – Plural switches
Reexamination Certificate
2007-08-07
2007-08-07
Nguyen, Chau N. (Department: 2836)
Electrical transmission or interconnection systems
Switching systems
Plural switches
C327S403000, C327S405000, C323S282000
Reexamination Certificate
active
10221749
ABSTRACT:
The invention relates to a method for statically balancing the loading of power semiconductor switches (S1, S2, S3) in a parallel circuit (1). To achieve this in prior art, switching instants of individual switches (S1, S2, S3) are adapted in the case of GTOs and current amplitudes of individual switches are adapted in the case of IGBTs. According to the invention, a primary pattern (4) of frame-switching pulses is predetermined for a total current (i) through the parallel circuit (1) and a secondary pattern (51, 52, 53) comprising more or fewer pulses than the primary pattern (4) is generated for at least one switch (S1, S2, S3). In contrast in conventional methods, the asynchronicity of the pulses enables a rapid redistribution of the loading between the parallel switches (S1, S2, S3), thus reducing or obviating the need for inductive suppressor circuits for limiting the current. The method is compatible with methods for the dynamic synchronization of transient switching and is suitable for “latching” and amplitude-controlled power semiconductor switches (S1, S2, S3). The examples relate to the addition or omission of subordinate switching pulses during long or short frame-switching pulses and to an active control (6) of the number of subordinate switching pulses, depending on the loading of the switches (S1, S2, S3).
REFERENCES:
patent: 4616142 (1986-10-01), Upadhyay et al.
patent: 4965710 (1990-10-01), Pelly et al.
patent: 5422588 (1995-06-01), Wynne
patent: 5610807 (1997-03-01), Kanda et al.
patent: 5801572 (1998-09-01), Nakamura
patent: 5903067 (1999-05-01), Sato et al.
patent: 5969514 (1999-10-01), Merrill
patent: 6137077 (2000-10-01), Moro et al.
patent: 6404173 (2002-06-01), Telefus
patent: 6545518 (2003-04-01), Saeki
patent: 6979982 (2005-12-01), Herbert
patent: 2002/0021114 (2002-02-01), Marino et al.
patent: 0 409 384 (1991-01-01), None
patent: 0 664 613 (1995-07-01), None
patent: 0 685 940 (1995-12-01), None
patent: 2 270 635 (1975-12-01), None
Ruedl Heinz
Thalheim Jan
Cavallari Daniel
CT Concept Technologie AG
Nguyen Chau N.
LandOfFree
Method for operating a parallel arrangement of semiconductor... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for operating a parallel arrangement of semiconductor..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for operating a parallel arrangement of semiconductor... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3891091