Patent
1996-07-08
1997-03-25
Chan, Eddie P.
395487, 395493, 395472, 395440, 395461, G06F 1212
Patent
active
056153538
ABSTRACT:
A computer data storage device made up of both solid state storage and rotating magnetic disk which maintains a fast response time approaching that of a solid state device for many workloads and improving on the response time of a normal magnetic disk for practically all workloads. The high performance is accomplished by a special hardware configuration coupled with unique procedures and algorithms pertaining to the methodology of placing and maintaining data in the most appropriate media based on actual and projected activity. The system management features a completely searchless method for determining the location of data within and between the two devices. Sufficient solid state memory capacity is incorporated to permit retention of useful, active data, as well as to permit prefetching of data into the solid state component when the probabilities favor such action. Movement of updated data from the solid state storage to the magnetic disk and of prefetched data from the magnetic disk to the solid state component is done on a timely, but unobtrusive, basis as background tasks of the described device. The direct, private channel between the solid state storage and the magnetic disk prevents the conversations between these two media from conflicting with the transmission of data between the host computer and the described device. A set of microprocessors manage and oversee the data transmission and storage. Data integrity is maintained through a power interruption via a battery assisted, automatic and intelligent shutdown procedure.
REFERENCES:
patent: 4086629 (1978-04-01), Desyllas et al.
patent: 4394733 (1983-07-01), Swenson
patent: 4433374 (1984-02-01), Hanson et al.
patent: 4437155 (1984-03-01), Sawyer et al.
patent: 4458307 (1984-07-01), McAnlis et al.
patent: 4468730 (1984-08-01), Dodd et al.
patent: 4490782 (1984-12-01), Dixon et al.
patent: 4523206 (1985-06-01), Sasscer
patent: 4530054 (1985-07-01), Hamstra et al.
patent: 4583166 (1986-04-01), Hartung et al.
patent: 4603380 (1986-07-01), Easton et al.
patent: 4607346 (1986-08-01), Hill
patent: 4611289 (1986-09-01), Coppola
patent: 4636946 (1987-01-01), Hartung et al.
patent: 4835686 (1989-05-01), Furuya et al.
patent: 4843542 (1989-06-01), Dashiell et al.
patent: 4882642 (1989-11-01), Tayler et al.
patent: 4888691 (1989-12-01), George et al.
patent: 4902478 (1990-04-01), Furuya et al.
patent: 4908793 (1990-03-01), Yamagata et al.
patent: 4956803 (1990-09-01), Tayler et al.
patent: 4959774 (1990-09-01), Davis
patent: 4972364 (1990-11-01), Barrett et al.
patent: 5043885 (1991-08-01), Robinson
patent: 5133060 (1992-07-01), Weber et al.
patent: 5159677 (1992-10-01), Rubsam et al.
patent: 5224217 (1993-06-01), Zangenehpour
patent: 5309451 (1994-05-01), Noya et al.
patent: 5325509 (1994-06-01), Lautzenheiser
patent: 5353430 (1994-10-01), Lautzenheiser
Hewlett-Packard Journal, Feb. 1985, "Disc Caching in the System Processing Units of the HP 3000 Family of Computers", J. R. Busch et al., pp. 21-39.
Research Report: RC 10197 (#45223), Sep. 21, 1983, Computer Science, "The Access Time Myth", R.A. Scranton et al. (IBM), pp. 1-8.
IBM Systems Journal, vol. 24, Nos. 3/4 1985 "Cache-DASD Storage Design for Improving System Performance", C. P. Grossman, pp. 316-334.
CMG Proceedings, Dec. 1985, "A Multiple Workload Approach to Cache Planning", B. McNutt et al. (IBM), pp. 9-15.
Computer Measurement Group (CMG) Conference, Orlando, Florida, Dec. 7-11, 1987, "BEST/1 Analysis of the IBM 3380-13 Cached Storage Controller", J. Buzen et al., pp. 156-173.
17th Annual Int'l Symposium on Computer Architecture, IEEE Comput. Soc. Press, Conf. Paper, ISBN 0 8186 2047, May 28, 1990, "Maximizing Performance in Striped Disk Array" P. Chen et al., pp. 322-331.
IEEE Computer Society, Digest of Papers: COMPCON Spring 88, "Integrated Disk Cache System with File Adaptive Control", Tokunaga et al. (Nippon Electric Co.), pp. 412-416.
IEEE, Digest of Papers: COMPCON Spring 88, 33rd IEEE Computer Society Int'l Conference, Paper ISBN 08186 0828 5, "The Amperif Cache Disk System", S. Fuld (Amperif Corp.), pp. 156-157.
IEEE Computer Society, Digest of Papers: COMPCON Spring 88, 33rd IEEE Computer Soc. Int'l Conference, "DASD Cache Controllers: Peformance Expectations and Measurements", R. Kovach (Boole & Babbage, Inc.), pp. 74-78.
Technical Support, "Cross-Machine Locking: A Case Study in Systems Programing--Part I", T. Johnston, pp. 39-43, Nov. 1992.
Patent Abstracts of Japan, vol. 13, No. 138 (P-852) Apr. 6, 1989 & JP-A-63 305 445 (Fujitsu) Dec. 13, 1988.
IBM Technical Disclosure Bulletin, vol. 17, No. 12, 1975, New York US pp. 3660-3661, "Data Retention System" Capowski, et al., pp. 3660-3661.
Patent Abstracts of Japan, vol. 16, No. 136 (P-1333) Apr. 7, 1992 & JP-A-03 295 071 (Seiko Epson), Dec. 26, 1991.
Computer Measurement Group (CMG) Conference, Las Vegas, NV, Dec. 9-12, 1986, "Degradation of IMS Performance Using a 3880-23 Cache Controller", C. Hanna, pp. 15-21.
Computer Measurement Group (CMG), Las Vegas, NV, Dec. 9-12, 1986, "Performance & Tuning of Cached I/O Subsystems", M. B. Friedman, pp. 717-727.
Computer Measurement Group Int'l Conference, San Francisco, CA, Dec. 1984, "Methods for the Deployment of IBM 3880 Model 13 Cached Storage Controllers" P. T. Guttman, pp. 44-53.
IEEE Spectrum, Dec. 1987, "Cache Memory Design: An Evolving Art", A.J. Smith (UC Berkeley), pp. 40-44.
IEEE, "A Case for Direct-Mapped Caches" M.D. Hill (Univ. of Wisconsin), Dec. 1988, pp. 25-40.
IEEE, Digest of Papers: COMPCON Spring 88, 33rd IEEE Computer Society Int'l Conference, Paper ISBN 08186 0828 5, Feb. 29, 1988, "The IBM 3990 Disk Cache" J. Menon et al., pp. 146-151.
Caserza Steven F.
Chan Eddie P.
Nguyen Hiep T.
Zitel Corporation
LandOfFree
Method for operating a cache memory using a LRU table and access does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for operating a cache memory using a LRU table and access, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for operating a cache memory using a LRU table and access will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2211894