Data processing: structural design – modeling – simulation – and em – Simulating electronic device or electrical system
Reexamination Certificate
2008-01-15
2008-01-15
Shah, Kamini (Department: 2128)
Data processing: structural design, modeling, simulation, and em
Simulating electronic device or electrical system
C703S014000, C703S018000, C703S003000
Reexamination Certificate
active
10274861
ABSTRACT:
New Frequency dependent RLC extraction and modeling for on chip integrity and noise verification employs:A) 2D scan line algorithm for the collection of adjacent signal and power conductor coordinates;B) In core pair-wise frequency Dependent RL extraction;C) In core equivalent circuit synthesis;D) caching and partitioning RL extraction techniques for run time efficiency; andE) Techniques for synthesizing stable circuits to represent frequency dependent RL circuits for non-mono tonic R12.
REFERENCES:
patent: 5629860 (1997-05-01), Jones et al.
patent: 5761076 (1998-06-01), Miki
patent: 5894220 (1999-04-01), Wellstood et al.
patent: 6061508 (2000-05-01), Mehrotra et al.
patent: 6086238 (2000-07-01), Mehrotra et al.
patent: 6317859 (2001-11-01), Papadopoulou
patent: 6342823 (2002-01-01), Dansky et al.
patent: 6418401 (2002-07-01), Dansky et al.
patent: 6865727 (2005-03-01), Frerichs et al.
patent: 2002/0144224 (2002-10-01), Frerichs et al.
Bowen Michael A.
Deutsch Alina
Kopcsay Gerard V.
Krauter Byron L.
Rubin Barry J.
Augspurger Lynn L.
Shah Kamini
Silver David
LandOfFree
Method for on-chip signal integrity and noise verification... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for on-chip signal integrity and noise verification..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for on-chip signal integrity and noise verification... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3936766