Electrical computers and digital processing systems: multicomput – Multicomputer data transferring via shared memory – Plural shared memories
Reexamination Certificate
2006-04-25
2006-04-25
Banankhah, Majid (Department: 2195)
Electrical computers and digital processing systems: multicomput
Multicomputer data transferring via shared memory
Plural shared memories
C711S147000, C711S153000, C711S169000, C709S201000, C710S022000, C710S040000, C710S044000, C718S100000, C718S107000
Reexamination Certificate
active
07035908
ABSTRACT:
An apparatus comprising a shared memory and a multiprocessor logic circuit. The shared memory may be configured to store data. The multiprocessor logic circuit may comprise a plurality of processors and a message circuit. The message circuit may be configured to pass messages between the processors.
REFERENCES:
patent: 4056844 (1977-11-01), Izumi
patent: 4073005 (1978-02-01), Parkin
patent: 4313161 (1982-01-01), Hardin et al.
patent: 4345309 (1982-08-01), Arulpragasam et al.
patent: 4410944 (1983-10-01), Kronies
patent: 4445174 (1984-04-01), Fletcher
patent: 4862350 (1989-08-01), Orr et al.
patent: 5191649 (1993-03-01), Cadambi et al.
patent: 5327570 (1994-07-01), Foster et al.
patent: 5428766 (1995-06-01), Seaman
patent: 5535116 (1996-07-01), Gupta et al.
patent: 5617537 (1997-04-01), Yamada et al.
patent: 5790530 (1998-08-01), Moh et al.
patent: 5796605 (1998-08-01), Hagersten
patent: 5802288 (1998-09-01), Ekanadham et al.
patent: 5905998 (1999-05-01), Ebrahim et al.
patent: 5968134 (1999-10-01), Putzolu et al.
patent: 6226706 (2001-05-01), Kim
patent: 6253291 (2001-06-01), Pong et al.
patent: 6647450 (2003-11-01), Kaplinsky
patent: 6697919 (2004-02-01), Gharachorloo et al.
patent: 6813522 (2004-11-01), Schwarm et al.
patent: 6823472 (2004-11-01), DeKoning et al.
patent: 2002/0007443 (2002-01-01), Gharachorloo et al.
patent: 2002/0165896 (2002-11-01), Kim
patent: 2002/0166008 (2002-11-01), Tanaka et al.
patent: 1081597 (2001-07-01), None
Aschmann et al., “Alphorn: A Remote Procedure Call Environment for Fault-Tolerant, Heterogeneous, Distributed Systems ” IEEE Micro, Oct. 11, 1991, No. 5, Los Alamitos, CA.
Rhee, Injong, “Optimizing a FIFO, Scalable Spin Lock Using Consistent Memory”, IEEE 1052-8725/96, pp. 106-114, 1996.
Holcroft John S.
Lane Christopher J.
Williams Kalvin E.
Banankhah Majid
LSI Logic Corporation
Maiorana PC Christopher P.
LandOfFree
Method for multiprocessor communication within a shared... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for multiprocessor communication within a shared..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for multiprocessor communication within a shared... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3565562