Boots – shoes – and leggings
Patent
1995-01-11
1996-04-09
Teska, Kevin J.
Boots, shoes, and leggings
364488, 364489, 364490, G06F 1560
Patent
active
055070299
ABSTRACT:
A method for minimizing the time skew between signals traveling through various multi-cycle path nets linking one or several VLSI packages that includes a plurality of IC chips interconnected to each other. The method includes equalizing differences between the early and the late mode slack for each of the multi-cycle nets to decrease the joint probability of failure; maximizing the time balance between the early and the late mode slack; balancing over all the nets the difference between the early and the late mode slack, minimizing in the process statistical variations within the mode slack pair; and compensating for asymmetries between rising and falling switching times using the mode slack pair. The method allows multi-cycle path nets have their transmission line length confined between a maximum and a minimum length, which in turn minimizes the skew between signals in each of the nets, decreases cycle time and .improves the overall performance of the system.
REFERENCES:
patent: 4564943 (1986-01-01), Collins et al.
patent: 4754164 (1988-06-01), Flora et al.
patent: 4755704 (1988-07-01), Flora et al.
patent: 4868514 (1989-09-01), Azevedo et al.
patent: 4926066 (1990-05-01), Maini et al.
patent: 5043596 (1991-08-01), Masuda et al.
patent: 5077676 (1991-12-01), Johnson et al.
patent: 5164619 (1992-11-01), Luebs
patent: 5235521 (1993-08-01), Johnson et al.
patent: 5258660 (1993-11-01), Nelson et al.
Gray et al., "Timing Constrants for Wave-Pipelined Systems", IEEE 1994, pp. 987-1004.
Li et al., "Statistic Analysis of Timing Rules for High-Speed Synchronous Interconnects", IEEE 1992, pp. 37-40.
Zhang et al., "Synchronization of Wave-Pipelined Circuit", IEEE 1994, pp. 164-167.
Granato Michael A.
Miceli Gregory F.
Relis Jerome R.
Selinger Craig R.
Watts Vernon L.
International Business Machines - Corporation
Nguyen Tan Q.
Schnurmann H. Daniel
Teska Kevin J.
LandOfFree
Method for minimizing the time skew of electrical signals in ver does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for minimizing the time skew of electrical signals in ver, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for minimizing the time skew of electrical signals in ver will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-147364