Method for minimizing clock skew in integrated circuits and prin

Details Method for minimizing clock skew in integrated circuits and prin Method for minimizing clock skew in integrated circuits and prin

1996-04-15

1997-11-25

Callahan, Timothy P.

Miscellaneous active electrical nonlinear devices, circuits, and

Signal converting, shaping, or generating

Clock or pulse waveform generating

327564, 327565, H03K 19096, H03K 19177

Patent

active

056916620

ABSTRACT:
Clock skew is minimized in an ASIC by grid-partitioning the IC chip into a number of preferably equal sized regions. An on-chip clock or buffer unit provides a clock signal to be distributed to buffers and clocked loads also on the IC. Equal length metal interconnect traces are formed in a preferably "H"-shaped configuration such that the termini and the center of the traces overlie buffer regions that will receive the distributed clock signal. Metallization interconnect paths are dictated by placement of joiner cells. By making each metal interconnect trace equal in overall length and in layer sub-lengths (if multiple metallization layers are present), clock skew along the interconnect traces is minimized macroscopically. A series of prioritized net lists is generated, defining interconnect paths to each region. A buffer is centrally located within each region, and is surrounded by a ring containing clocked loads to be coupled to the clock signal. The ring-shape causes the clocked loads to be substantially electrically equidistant from the associated region buffer, which minimizes skew microscopically. An updated series of netlists and a clocked load preplacement batch command file are generated, defining the clocked load connections. Placement and routing of the buffers, the clocked loads and then the remainder of the ASIC is accomplished using a conventional placement and router system. The invention may also be practiced to reduce skew in designing printed circuit boards.

REFERENCES:
patent: 4812684 (1989-03-01), Yamagiwa et al.
patent: 5012427 (1991-04-01), Kuribayashi
patent: 5140184 (1992-08-01), Hamamoto et al.
patent: 5239215 (1993-08-01), Yamaguchi
patent: 5315182 (1994-05-01), Sakashita et al.
patent: 5341049 (1994-08-01), Shimizu et al.
patent: 5394490 (1995-02-01), Kato et al.

Affiliated with

Also associated with

Rating

Method for minimizing clock skew in integrated circuits and prin does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method for minimizing clock skew in integrated circuits and prin, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for minimizing clock skew in integrated circuits and prin will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2110130