Method for message processing on a programmable logic device

Details Method for message processing on a programmable logic device Method for message processing on a programmable logic device

2009-05-13

2011-11-22

Shah, Kamini S (Department: 2128)

Data processing: structural design, modeling, simulation, and em

Simulating electronic device or electrical system

Circuit simulation

C703S022000, C716S117000, C716S116000, C718S102000, C718S103000, C718S104000, C717S107000, C717S149000, C717S131000

Reexamination Certificate

active

08065130

ABSTRACT:
Programmable architecture for implementing a message processing system using an integrated circuit is described. In an example, configurable logic of an integrated circuit is configured to have a plurality of thread circuits and a memory. Messages are received to the integrated circuit for storage in the memory. The memory is accessed with the plurality of threads to concurrently process a plurality of the messages.

REFERENCES:
patent: 5113392 (1992-05-01), Takiyasu et al.
patent: 5778230 (1998-07-01), Wimble et al.
patent: 5867180 (1999-02-01), Katayama et al.
patent: 6078736 (2000-06-01), Guccione
patent: 6182183 (2001-01-01), Wingard et al.
patent: 6230307 (2001-05-01), Davis et al.
patent: 6324629 (2001-11-01), Kulkarni et al.
patent: 6405160 (2002-06-01), Djaja et al.
patent: 6408163 (2002-06-01), Fik
patent: 6581187 (2003-06-01), Gupta et al.
patent: 6647431 (2003-11-01), Utas
patent: 6671869 (2003-12-01), Davidson et al.
patent: 6704914 (2004-03-01), Nishida et al.
patent: 6735770 (2004-05-01), Yeager et al.
patent: 6794896 (2004-09-01), Brebner
patent: 6891397 (2005-05-01), Brebner
patent: 6904431 (2005-06-01), Holmgren
patent: 6918103 (2005-07-01), Brawn et al.
patent: 6952825 (2005-10-01), Cockx et al.
patent: 6983461 (2006-01-01), Hutchison et al.
patent: 7058562 (2006-06-01), Powell
patent: 7131077 (2006-10-01), James-Roxby et al.
patent: 7137116 (2006-11-01), Parkes et al.
patent: 7185309 (2007-02-01), Kulkarni et al.
patent: 7209979 (2007-04-01), Solomon et al.
patent: 7228520 (2007-06-01), Keller et al.
patent: 7376954 (2008-05-01), Kissell
patent: 7379451 (2008-05-01), Brebner
patent: 7401333 (2008-07-01), Vandeweerd
patent: 2002/0067717 (2002-06-01), Raschke et al.
patent: 2002/0120912 (2002-08-01), He et al.
patent: 2002/0129173 (2002-09-01), Weber et al.
patent: 2002/0162097 (2002-10-01), Meribout
patent: 2002/0170038 (2002-11-01), Yeh et al.
patent: 2002/0188923 (2002-12-01), Ohnishi
patent: 2003/0028854 (2003-02-01), Nishida et al.
patent: 2003/0033374 (2003-02-01), Horn et al.
patent: 2003/0056084 (2003-03-01), Holgate et al.
patent: 2003/0097481 (2003-05-01), Richter
patent: 2003/0126186 (2003-07-01), Rodgers et al.
patent: 2003/0126195 (2003-07-01), Reynolds et al.
patent: 2003/0144980 (2003-07-01), Holmgren
patent: 2003/0145210 (2003-07-01), Taylor
patent: 2003/0182083 (2003-09-01), Schwenke et al.
patent: 2003/0188099 (2003-10-01), Baxter, III
patent: 2003/0188100 (2003-10-01), Solomon et al.
patent: 2004/0006584 (2004-01-01), Vandeweerd
patent: 2004/0071152 (2004-04-01), Wolrich et al.
patent: 2004/0078448 (2004-04-01), Malik et al.
patent: 2004/0083269 (2004-04-01), Cummins
patent: 2004/0128120 (2004-07-01), Coburn et al.
patent: 2004/0187112 (2004-09-01), Potter
patent: 2004/0225965 (2004-11-01), Garside et al.
patent: 2005/0034090 (2005-02-01), Sato et al.
patent: 2005/0038806 (2005-02-01), Ma
patent: 2005/0086565 (2005-04-01), Thompson et al.
patent: 2005/0114593 (2005-05-01), Cassell et al.
patent: 2005/0172085 (2005-08-01), Klingman
patent: 2005/0172087 (2005-08-01), Klingman
patent: 2005/0172088 (2005-08-01), Klingman
patent: 2005/0172089 (2005-08-01), Klingman
patent: 2005/0172090 (2005-08-01), Klingman
patent: 2005/0172289 (2005-08-01), Klingman
patent: 2005/0172290 (2005-08-01), Klingman
patent: 2005/0177671 (2005-08-01), Klingman
patent: 2005/0210178 (2005-09-01), Klingman
patent: 2005/0223384 (2005-10-01), Klingman
patent: 2005/0262286 (2005-11-01), Klingman
patent: 2006/0041684 (2006-02-01), Daniell et al.
Brebner, Gordon, “Multithreading for Logic-Centric Systems,”Proc. of the 12thInt'l. Conference on Field Programmable Logic and Applications, Sep. 2-4, 2002, pp. 5-14, Montepellier, France.
Brebner, Gordon, “Single-chip Gigabit Mixed-version IP Router on Virtex-II Pro,”Proc. of the 10thAnnual IEEE Symposium on Field-Programmable Custom Computing Machines, Apr. 5-7, 2002, pp. 35-44, Napa, California, USA.
Keller, Eric et al., “Programming a Hyper-Programmable Architecture for Networked Systems,”Proc. of the 2004 Int;l. Conference on Field-Programmable Technologies, Dec. 6-8, 2004, pp. 1-8, Brisbane, Australia.
U.S. Appl. No. 10/420,652, filed Apr. 21, 2003, Brebner.
U.S. Appl. No. 10/769,592, filed Jan. 30, 2004, Brebner et al.
U.S. Appl. No. 10/769,330, filed Jan. 30, 2004, James-Roxby al.
U.S. Appl. No. 11/067,431, filed Feb. 25, 2005, Keller et al.
U.S. Appl. No. 11/699,097, filed Jan. 29, 2007, Kulkarni et al.

Affiliated with

Also associated with

Rating

Method for message processing on a programmable logic device does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method for message processing on a programmable logic device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for message processing on a programmable logic device will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4269201