Boots – shoes – and leggings
Patent
1990-05-07
1991-04-09
Anderson, Lawrence E.
Boots, shoes, and leggings
3649606, 3649332, G06F 1202, G06F 1316
Patent
active
050070207
ABSTRACT:
An improved memory control and refresh apparatus as shown. For memory read operations, the read only memory and the random access memory are controlled by the NCSROM conductor (41) and the NCSRAM conductor (40), respectively, so that the read only memory and the random access memory do not compete for control of the data bus (20). However, the NCSRAM conductor (40) is not used to control the random access memory during write operations. Therefore, when transferring blocks of data from the read only memory (60) to the random access memory (61,62) the NCSROM conductor (41) is active during both reading of data from the read only memory (60) and writing of the data to the random access memory (61). Since the NCSROM conductor (41) is active during both read and write operations, and since data can be written into the random access memory (61) by activating the NWR conductor (24), it can be said that the data transfer occurs, figuratively, by reading from the read only memory and then "writing" to the read only memory. A pair of flip-flops (76,77) are used in conjunction with the NMREQ signal (26) to activate the hidden refresh feature of the selected random access memory (61, 62). This allows for refreshing of a larger random access memory than is otherwise supported by the refresh feature provided by the processor (10). The high and low order bytes of the address bus (21) are reversed to the electrically erasable and programmable memory (63) so that fewer instructions are required to transfer quantities of data to the memory (63) using the page write feature of the memory (63). The result is a memory control and refresh apparatus which uses fewer components and accomplishes transfers of data using fewer instructions.
REFERENCES:
patent: 4282584 (1981-08-01), Brown et al.
patent: 4794517 (1988-12-01), Jones et al.
Anderson Lawrence E.
Hayes Microcomputer Products, Inc.
LandOfFree
Method for memory addressing and control with reversal of higher does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for memory addressing and control with reversal of higher, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for memory addressing and control with reversal of higher will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2040056