Method for measuring the delay time of a signal line

Details Method for measuring the delay time of a signal line Method for measuring the delay time of a signal line

2006-12-26

2006-12-26

Nguyen, VanThu (Department: 2824)

Static information storage and retrieval

Addressing

Sync/clocking

C365S194000, C375S356000, C713S400000

Reexamination Certificate

active

07154809

ABSTRACT:
A memory buffer for a memory module board which is connected via a signal line (10-i) to a plurality of memory modules (2-i) mounted on said memory module board having different signal line lengths, wherein the memory buffer (1) comprises for each signal line (10-i) a corresponding integration circuit (18-i) for integrating the transmission time of a measurement pulse transmitted via said signal line (10-i) between said memory buffer (1) and a memory module (2-i) connected to said signal line (10-i).

REFERENCES:
patent: 5852640 (1998-12-01), Kliza et al.
patent: 6456544 (2002-09-01), Zumkehr
patent: 6724685 (2004-04-01), Braun et al.
patent: 2003/0014680 (2003-01-01), Zielbauer

Affiliated with

Also associated with

Rating

Method for measuring the delay time of a signal line does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method for measuring the delay time of a signal line, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for measuring the delay time of a signal line will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3696139