Method for measuring PLL lock time

Details Method for measuring PLL lock time Method for measuring PLL lock time

2002-07-16

2004-10-19

Assouad, Patrick (Department: 2857)

Data processing: measuring, calibrating, or testing

Measurement system in a specific environment

Electrical signal parameter measurement system

C331S044000, C324S521000

Reexamination Certificate

active

06807498

ABSTRACT:

TECHNICAL FIELD
This invention relates in general to the field of electronics and more specifically to a method for measuring the lock time of a phase lock loop (PLL) circuit.
BACKGROUND
The lock time of a PLL circuit is typically measured using Automatic Test Equipment (ATE) that perform Fast Fourier Transforms (FFTs) on a small time window of a captured PLL output signal. The window is moved across the captured data waveform and the frequency is measured using the FFT. This prior art technique suffers from three main problems. First, the frequency resolution depends on the samples in the window. Therefore, in order to maintain good time resolution, the PLL output signal has to be captured at a very high speed to get enough samples in the small time window. Secondly, this method inherently suffers from spectral leakage in the FFT, which reduces the overall accuracy of the resulting measurement. And lastly, since FFTs have to be performed on a large number of windows, the overall test time is very long.
Given the problems mentioned above, some manufactures of radio frequency (RF) devices, such as synthesizers that use PLL circuits, do not measure PLL lock times for each RF device. Lock times for these integrated circuits (ICs) are typically characterized in the lab using test equipment such as Agilent's 4352B, VCO/PLL Signal Analyzer or a Hewlett-Packard HP53310A, Modulation Domain Analyzer, on a small sample of the manufactured ICs. However, given that the PLL lock time is a very critical parameter in applications such as cellular radios and other applications where PLL lock times are critical, it important that PLL lock times be tested in production, in order to assure ICs meet their PLL lock time specifications. Thus, it would be beneficial in the art if a method were available that would allow for the measuring of PLL lock times accurately and in a short amount of time.


REFERENCES:
patent: 5485101 (1996-01-01), Hynes
patent: 5969576 (1999-10-01), Trodden
patent: 6016080 (2000-01-01), Zuta et al.
patent: 6233529 (2001-05-01), Nonaka
patent: 6396889 (2002-05-01), Sunter et al.
patent: 2001/0006343 (2001-07-01), Yoshizawa
patent: 2001/0024142 (2001-09-01), Tan et al.
patent: 2002/0191714 (2002-12-01), Primack et al.
patent: 2003/0098696 (2003-05-01), Li et al.
Agilent Technologies Application Note, “Agilent AN 1275 Automatic Frequency Settling Time Measurement Speeds Time-to-Market for RF Designs”,Copyright 2000.*
Rohde & Schwarz, “Measuring Frequency Settling Time for Synthesizers and Transmitters”, unknown date.

Affiliated with

Also associated with

Rating

Method for measuring PLL lock time does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method for measuring PLL lock time, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for measuring PLL lock time will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3323748